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ABSTRACT OF THE DISSERTATION
EFFICIENT, HIGH POWER DENSITY, MODULAR WIDE BAND-GAP BASED
CONVERTERS FOR MEDIUM VOLTAGE APPLICATION
by
Hadi Moradisizkoohi
Florida International University, 2020
Miami, Florida, USA
Professor Osama A. Mohammed, Major Professor
Recent advances in semiconductor technology have accelerated developments in
medium-voltage direct-current (MVDC) power system transmission and distribution. A
DC-DC converter is widely considered to be the most important technology for future DC
networks. Wide band-gap (WBG) power devices (i.e. Silicon Carbide (SiC) and Gallium
Nitride (GaN) devices) have paved the way for improving the efficiency and power density
of power converters by means of higher switching frequencies with lower conduction and
switching losses compared to their Silicon (Si) counterparts. However, due to rapid
variation of the voltage and current, di/dt and dv/dt, to fully utilize the advantages of the
Wide-bandgap semiconductors, more focus is needed to design the printed circuit boards
(PCB) in terms of minimizing the parasitic components, which impacts efficiency.
The aim of this dissertation is to study the technical challenges associated with the
implementation of WBG devices and propose different power converter topologies for
MVDC applications. Ship power system with MVDC distribution is attracting widespread
interest due to higher reliability and reduced fuel consumption. Also, since the charging
time is a barrier for adopting the electric vehicles, increasing the voltage level of the dc bus
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to achieve the fast charging is considered to be the most important solution to address this
concern. Moreover, raising the voltage level reduces the size and cost of cables in the car.
Employing MVDC system in the power grid offers secure, flexible and efficient power
flow.
It is shown that to reach optimal performance in terms of low package inductance and
high slew rate of switches, designing a PCB with low common source inductance, power
loop inductance, and gate-driver loop are essential. Compared with traditional power
converters, the proposed circuits can reduce the voltage stress on switches and diodes, as
well as the input current ripple. A lower voltage stress allows the designer to employ the
switches and diodes with lower on-resistance RDS(ON) and forward voltage drop,
respectively. Consequently, more efficient power conversion system can be achieved.
Moreover, the proposed converters offer a high voltage gain that helps the power switches
with smaller duty-cycle, which leads to lower current and voltage stress across them. To
verify the proposed concept and prove the correctness of the theoretical analysis, the
laboratory prototype of the converters using WBG devices were implemented. The
proposed converters can provide energy conversion with an efficiency of 97% feeding the
nominal load, which is 2% more than the efficiency of the-state-of-the-art converters.
Besides the efficiency, shrinking the current ripple leads to 50% size reduction of the input
filter inductors.
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Chapter 1
1.1

Introduction

Background

There is an increasing worldwide interest in using renewable energy sources at largescale over the past decades due to the significant environmental and economic benefits [1][14]. Besides, the recent developments in medium-voltage direct-current (MVDC) paved
the way for economical utilization of renewable energy sources for different applications,
including transportation electrification, ship power system, offshore wind farms, and so on
[15]-[30]. The MVDC offers numerous merits over the conventional AC system, including:
1) A bipolar HVDC line needs only two insulated sets of conductors. Opposed to the
AC lines with same power capacity, HVDC lines contribute to lower construction
cost and power losses.
2) In MVDC system, the sending and receiving end frequencies are independent.
3) Power flow can be controlled thoroughly.
Interfacing between the power sources and the loads, power electronic converters are the
key enabling component in the MVDC system that can provide the following advantages:
1) Mismatching the voltage level between the source bus and the load bus [31][35].
2) Obtaining the maximum power from a source (e.g. photovoltaic systems, wind
energy turbines, fuel cells, etc.) [36]-[42].
3) offering galvanic isolation between the sources and the load [43]-[47].
4) Control the speed and torque of electric motors [47]-[50].
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5) Supporting the voltage and frequency during voltage sags and contingencies,
respectively, by regulating the injected active and reactive power to the grid
[50]-[60].
As far as the power range is concerned, the demand for high-power power electronic
converters are increasing, especially mega-watt converters. Due to the limitation in the
current and voltage range of semiconductors, the power rating of an individual prototype
is currently limited to 250 kW [61]-[65]. To implement a power conversion stage with
higher power ratings, multiple converter modules can be interconnected in either series or
parallel that paves the way for improving the power density and efficiency. Development
in semiconductor devices, as well as topologies of the power converters can contribute to
considerable advancements in the power rating of the system [66]-[80].
In the applications with voltage rating higher than 600V, IGBTs are among the low-cost
and affordable solutions but the switches have always presented degraded performance in
terms of high tail current losses at turn-off instant and slow switching speed. Since modern
applications need faster switching performance to improve the total size and cost of the
system, silicon-carbide (SiC) and gallium-nitride (GaN) MOSFETs seem to be a superior
substitute. In the era of power semiconductor devices, wide bandgap (WBG)
semiconductors provide better power efficiency, higher switching frequency, lighter
weight by reducing the size of magnetic components and heat sink, lower overall cost [81][90]. Employing WBG is the principal contributor to the next essential step towards an
energy-efficient power system. However, to fully utilize the advantages of the WBG
devices, some modifications are required in the design of the converters as the gate-driver
specification of WBG devices are completely different than Si-based switches. Moreover,
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due to the capability to operate at higher switching frequencies, WBG-based converters
need to be investigated further to develop the filter circuit for electro-magnetic interference
(EMI) [91]-[100]. Also, since MVDC applications demand devices with higher rated
voltage, using high voltage MOSFETs can increase the cost and power loss of system. In
fact, a thick epitaxial layer is utilized in the MOSFET to customize it for high voltage uses,
which increases the on-resistance. Even though paralleling the devices is considered to be
a viable solution to decrease the conduction losses, due to higher input and output
capacitances, it can result in slower switching performance, more gate-driving power, and
more total loss. Moreover, the current rating of the high-voltage SiC-MOSFETS is limited
as a junction barrier Schottky diode should be utilized in parallel with these switches
because they store excessive charge when their body diode conducts [100]-[105].
In recent years, there has been an increasing amount of literature on converter topologies.
There are some studies in literature that introduce deal with the structure of power
converters in terms of improving the voltage gain, efficiency, and power density [106][120]. Some of these converters are illustrated in Figure 1.1. Investigating the main
characteristics of these converters reveals that there are some differences in terms of power
flow direction, i.e. unidirectional or bidirectional, soft-switching performance and galvanic
isolation. There is a consensus among researchers that the dual active bridge (DAB)
converter can be efficiently employed for medium-voltage, high power applications. It has
conclusively been shown that DAB converter offers the power conversion with minimum
voltage and current stress of the power switches, shown in Figure 1.1(a). To reduce the
switching losses, a resonant tank was added so as to enhance the efficiency. In [70], a
resonant switched-capacitor converter is introduced that is derived from the conventional
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switched-capacitor circuit, depicted in Figure 1.1(a). The modularity of this structure gives
flexibility. To increase the voltage-gain exponentially, the modular dc-dc converters can
be connected in series, in which the output power can be shared among these modules [34].
A dc-link capacitor is utilized in input stage of each sub-module to ensure equal voltage
sharing among the switches by regulating the capacitor voltage. This characteristic makes
this topology suitable for HVDC applications. As the voltage demand of new power
electronic application increases, semiconductor voltage capability must increase as well.
Especially for voltage level higher than MVDC, the voltage rating of current
semiconductor technology is less than the desired value; therefore, researchers have
proposed some techniques, such as series connection of semiconductors or the use of
multilevel converter. Moreover, the modular structure can pave the way for scaling up the
voltage and power of the converter.

(a)

(b)

(c)

(d)

(e)
Figure 1.1: Different high step-up dc/dc converters. (a) single-phase dual active bridge
(DAB1) converter. (b)Resonant switched-capacitor converter. (c) Jovcic converter. (d)
LLC converter. (e) three-phase dual active bridge (DAB3) converter.
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Table 1.1: Overview of different dc/dc converters for MVDC applications.
LV

HV

Rated

side

side

(kV)

(kV)

0.075

0.225

1

0.001

Yes

Yes

[64]

DAB3

0.2

3

10

0.002

Yes

Yes

[66]

Jovcic

0.19

0.95

1.4

0.0076

No

Yes

[68]

DAB1

0.4

6.1

10

0.01

Yes

Yes

[69]

0.6

10.2

7.5

0.024

No

Yes

[70]

DAB3

0.8

22

10

0.1

Yes

No

[66]

LLC

3.3

6.5

10

0.1

Yes

Yes

[72]

M2DC

0.38

3.16

1

0.25

No

No

[73]

1.2

25.2

1

0.36

Yes

No

[64]

1.65

13.2

1.35

10

Yes

No

[74]

5

30

1.25

10

Yes

No

[75]

5

5

1

5

Yes

No

[2]

Frequency
Topology

power

Isolated Realized Reference

(kHz)
(MW)

KenzelmannDAB1

Resonant
switched
capacitor

KenzelmannDAB1
KenzelmannDAB1
KenzelmannDAB1
DAB3
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1.2 Modular Power Electronics Converter
The modularity in power electronic converters is gaining more attention as it allows to
simplify the analysis of the electronic circuits and offers improved performance. Reduced
design cost, redundancy, and “hot swap” feature are other advantages of a modular
converter. The “hot swap” characteristic enables the user to switch any faulty module with
a fresh one in a few easy steps. Furthermore, if any module encounters any malfunction, it
can be bypassed by implementing some intelligence in the control circuit; and thus, a
continuous service can be achieved. Besides, the modularity allows stack multiple modules
to increase the power rating of the converter [121]-[130].
First modular structure in power electronic converter was introduced in 1970’s by
Landsman [131], which was based on the canonical switching cell, including an inductor,
a capacitor, and a single pole double throw switch. As shown in Figure A (a), the block has
three terminals A, B, and C, and each of them can be adopted as an input, common, and
output terminal. By changing the connection of three terminals, six various converters can
be synthesized, including conventional buck, boost, and buck-boost converters. This
modular structure has considerably diminished the modeling and analysis complication and
has provided additional merits such as improved electromagnetic interference (EMI) and
ripple performance [132]-[140].
An advanced canonical cell can be formed by adding two capacitors, as shown in Figure
A(b). The advanced cell offers better performance for high switching frequency. There is
a direct path from the input to the output if terminal 1 or 2 is grounded and terminal 3 is
considered as the output. So, this configuration is defined as the direct converter while if
terminal 3 is grounded, the configuration is defined as the indirect converter since there is
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no direct path between input and output. The buck converter synthesized from the
canonical cell is a special case of the chopper circuit family where a low-pass filter is
employed at the output of the converter. It has conclusively been shown that the boost
converter and the buck converter can be implemented from more generalized bidirectional
circuit. A transformation technique has been suggested in [X] to convert the isolated Ćuk
converter into the buck-boost converter.

(a)

(b)

Figure 1.2: Schematic of the canonical cell. (a) basic canonical cell. (b) advanced
canonical cell.

Multilevel dc-dc converter has been studied over the latest few decades because it enables
the designer to build a high efficiency modular circuit, in which the bidirectional power
management can be achieved [141]-[145]. More recent studies have confirmed that some
switched-capacitor topologies with capacitive energy transfer technique can provide a high
efficiency performance. In other words, series-parallel switched-capacitor converter
contains only switches and capacitors, and it lacks any magnetic components. Figure 1.2
shows a 3-level series parallel converter, in which the series-connected capacitors get
charged from input source Vin, and then the capacitors get discharged and transfer the
energy to the output. Even though this circuit can provide a high efficiency performance,
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changing the voltage conversion ratio is complicated. Also, different switches experience
different voltage stress levels. Another disadvantage of this topology is that it does not
allow to control the power flow as the direction of power flow depends on the voltages at
the two ends, which may change. In electric vehicle applications, the battery voltage can
change widely, though power transfer is needed in either direction regardless of the voltage
level of two end buses. Moreover, due to charge unbalance among different capacitors, an
extra circuit is required for start of charging state.

Figure 1.3: Schematic of a three level series-parallel switched capacitor converter.

The flying capacitor multilevel converter is considered the second multilevel converter
widely discussed in the literature [146]-[155]. Figure 1.3 shows a schematic of 3-level
flying capacitor converter, in which the high-side voltage is three times of the low-side
voltage. It is noteworthy to mention that this converter is defined as a 4-level converter in
the literature as he zero voltage is counted as a level. In [156], it is described that this
topology can offer the maximum efficiency of 98%, and the bidirectional power flow can
be established. Compared to the series-parallel switched capacitor converter, the voltage
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stress of all the switches are equal. However, complicated switching pattern for different
switches is the major disadvantages of this circuit. Besides, since the effective switching
frequency is N times of the actual switching frequency, the high frequency noise appears
at the output voltage, which makes this converter undesirable for high frequency
applications.

Figure 1.4: Schematic of a three-level flying capacitor converter.

The multilevel dual voltage converter is another dc-dc converter widely discussed in the
literature [157]-[160]. As shown in Figure 1.4, the main element of the circuit is a modular
switching cell consisting of two switches and one capacitor. The cells can be connected in
a stacked manner to increase the output voltage. Also, the power can be transferred between
the sources connected to the low-voltage and high-voltage sides. Lower cost is the main
advantage of the converter as just one bootstrap drive circuit is required to drive the
switches in each cell. Moreover, compared to the previous circuits, using individual power
supplies for the gate drivers is not necessary. However, when high number of levels is
needed, the circuit cannot be a commercially viable choice since for N-level converter,
N(N+1) switches and N(N+1)/2 capacitors should be used; consequently, the number of
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components is greater than that of the flying capacitor converter. Similar to the flying
capacitor converter, the converter is not beneficial for applications where the voltages of
the buses vary widely.

Figure 1.5: Schematic of a modular three-level multilevel converter.
Several studies have revealed that charge-pump circuit can be used for low voltage
conversion ratio [161]-[165]. This circuit is derived from the flying capacitor converter and
is a cascaded connection of two single ended switched-capacitor converters. Figure1.5
shows the schematic of charge-pump topology, which can provide voltage conversion ratio
of 1/3 to 3. The circuit structure and switching scheme is simple as the RDS(ON) of the
conducting switches can be controlled by changing the gate voltages to achieve any voltage
gain. However, the switches count in this topology is higher than other circuits. Besides,
since the switches work in saturation region, there would be much higher switching losses
lead to a comparatively small efficiency (65% to 90%). The cascaded connection is the
most popular technique to have floating voltage sources that can provide a higher voltage
or a higher current rating [166]-[170].
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Figure 1.6: Schematic of a charge-pump converter.

Modularity is the principle feature of the cascaded-connected topologies. Compared to the
multilevel circuits, there is no limitation on the number of cells as the number of levels in
the output voltage increases, the less harmonic content appears in the output waveforms.
A series-parallel connection of the converters is shown in Figure1.6 (a). A number of
studies have found that a high voltage elevation ratio can be obtained by connecting
converters in series at the output without utilizing a transformer. Also, the parallel
connection at the input allows to share the input current equally among different modules,
leading to lower conduction losses and smaller filter inductors. Modular structure paves
the way for standardizing different phases; consequently, the cost can be reduced. As a
solution to extend the operating voltage and power of the system, designer can select the
number of levels so flexibly that the desired voltage and power rating can be achieved.
Even though there is a limitation in the voltage rating of the semiconductors, connecting
units in modular way allows employing the power semiconductors with lower voltage
rating for the medium voltage applications. As the voltage of DC-link is being controlled,
the series-connected switches can handle a significant higher voltage without experiencing
any malfunction. In this structure, the faulty unit can be bypassed by adopting an extra
switch; so, the system can operate redundantly.
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1.3 Techniques to Improve the Efficiency
The power switches employed in the power electronics converters are a source of power
losses which are associated with turn-on and turn-off of power devices, as well as
conduction. These losses are switching losses and conduction losses, which will be briefly
analyzed below [171]-[175].

(a)

(b)

Figure 1.7: Schematic of a cascaded converters. (a) series-parallel connected
converters. (b) Multi-winding transformer converter.

1.3.1

Conduction Losses

The conduction loss of a MOSFET can be defined by the following equation as MOSFET
operates similar to a resistor RDS(ON) during on-time.
Since an IGBT during turn-on has a voltage drop of VCE,sat, its conduction loss can be
defined as follows:
1.3.2

Switching Losses

During turn-on and turn-off, a power semiconductor experiences voltage and current
stresses simultaneously, which leads to power losses. In other words, the current and
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voltage do not decrease instantly during turn-on and turn-off procedure. The overlapped
area of the current and voltage waveforms during turn-on and turn-off is defined as the
switching loss. The switching losses linearly increases in proportion to switching
frequency; so, the higher switching frequency, the higher switching losses. The
electromagnetic interference (EMI) noise is the significant defects of the switching process,
which stems from a sharp transition of voltage and current during switching and can impact
the operation of a converter and other nearby electrical devices. The current and voltage
waveforms in a switching period are demonstrated in Figure 1.7. The turn-off process starts
at t0, when the gate-pulse of switch is removed, and the voltage of switch increases linearly.
Note that the voltage and current do not change simultaneously. After time duration of toff,
the switch is fully turned-off. The turn-off loss can be calculated by the area under the
power loss graph Poff. The turn-on process starts at t1, where the gate pulse is applied to the
switch. First, the current increases linearly from zero to the final value. Then, the voltage
decreases from Vsw to zero. The area under the power loss graph Pon results in the turn-on
switching loss.

Figure 1.8: Current, voltage, and power loss during hard-switching performance.

Soft-switching techniques paves the way for reducing the switching losses and EMI issues
related to hard-switching performance. In fact, in soft-switching performance, the current
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or voltage are forced to be zero while the switching transition is occurring; consequently,
the switching losses is reduced. Ideally, there is no overlap between the current and voltage;
as a result, the switching losses are zero. Due to the gradual variation of current and voltage
in soft-switching performance, EMI issue is considerably alleviated. Generally, the softswitching techniques can be categorized into zero-voltage-switching (ZVS) and zerocurrent-switching (ZCS). Even though both ZVS and ZCS can be achieved for either
MOSFET or IGBT, ZVS is favored for the MOSFET’s turn-on performance and ZCS is
preferred at IGBT’s turn-off transition [176]. The equivalent model of a MOSFET is shown
in Figure 1.8, which consists of a body-diode and an output capacitor across drain and
source.

Figure 1.9: Equivalent model of MOSFET.
1.4 Research Objectives
The main research objectives of this dissertation are to design new power electronic
converters with high voltage conversion ratio and high efficiency due to the soft-switching
performance that make it a potential candidate for interfacing between low voltage sources,
such as renewable energy sources, and medium voltage DC bus. Beside the high efficiency,
the proposed topologies can provide high power density, which is an important factor for
reducing cost and volume. To achieve this goal, different aspects of power converters
specifications, including thermal management and electromagnetic effects have been
considered in conjunction with the electrical design. In addition, the modularity of the
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structures improves the flexibility of changing the number of levels resulting in changing
voltage gain, fault bypass capability, and redundancy. Therefore, the proposed converters.
Accordingly, the proposed new topologies offer the following advantages:
1) Providing input current with small current ripple that leads to prolong the lifetime
of the input sources, especially fuel-cell source.
2) Avoid working under extreme duty-cycle values by offering a wide voltage
conversion ratio, hence, high efficiency over a wide range of voltage conversion
ratio can be achieved by virtue of decreasing the conduction losses.
3) The potential difference between the grounds of the ports of the converters should
be constant in order to minimize the leakage currents, hence, reduce the required
periodic maintenance. Modular topology provides reliable operation as a fault
happens in any module, that specific module can be bypassed to guarantee an
unbroken performance.
The noteworthy aspects of this study can be summarized as follow:
1) Design and develop new bipolar dc-dc converter with wide voltage gain range for
interfacing ESS with DC-bus in SPS.
2) Design and develop a family of three-port three-level converters that can offer the
benefits in terms of a simple control scheme, extended soft switching over a wide
range of operating conditions, and reduced voltage stress across switches.
3) Design and development of an integrated interleaved dc-dc converter with ultrahigh voltage gain and reduced voltage stress based on the coupled-inductors and
switched-capacitor circuits for electric vehicles.
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4) Development of a modular quasi-resonant inverters that can provide high voltage
gain for input source without utilizing any transformer, resulting in higher power
density and higher efficiency.
1.5 Original Contribution of This Thesis
The main contributions of this dissertation are the following:
1) Developing a bipolar dc-dc converter with wide voltage gain range for interfacing
ESS with DC-bus in SPS. To protect the ESS against rapid discharging due to any
short-circuit fault on the DC-bus, a high-frequency transformer is adopted in the
proposed topology. Moreover, diode-capacitor circuits are employed in the
secondary side to provide a wide voltage gain. The converter takes advantage of
active clamp configuration, in terms of limiting the voltage stress of switches and
providing soft-switching performance.
2) Developing a family of three-port three-level converters composed of asymmetrical
bidirectional half-bridge modules is proposed, which offers the benefits in terms of
a simple control scheme, extended soft switching over a wide range of operating
conditions, and reduced voltage stress across switches. The proposed converters
take advantage of a pulse-width-modulation plus phase-shift control technique to
regulate the output voltage as well as control the power flow between different ports
independently.
3) Designing a novel modular quasi-resonant bidirectional (MQRB) dc-dc converter
composed of half-bridge gallium nitride modules (HBGM) with reduced switch
voltage stress. By using an auxiliary capacitor, a resonant circuit is formed to shape
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the current and voltage so that zero-voltage-switching (ZVS) at turn-on instant is
achieved.
4) Developing a new voltage-quadrupler interleaved bidirectional DC-DC converter
with intrinsic equal current sharing. The proposed converter offers a wide voltage
conversion ratio, which makes it suitable for interconnecting the energy storage
unit with dc-bus for electric vehicle applications. A high voltage gain and low
voltage stress across switches are achieved by adopting the capacitive voltagedivider stage, which enables the designer to employ a low-voltage switch with a
small on-resistance RDS(ON). As a result, it allows the converter to run more
efficiently and cooler.
5) Design and implementation of a double-input three-level converter composed of
Buck-Boost-Half-Bridge (BBHB) modules for automotive applications. The
proposed converter can supply the load in the absence of FC or battery. The
converter takes advantage of active clamp configuration in terms of reducing the
voltage stress across switches and providing soft-switching performance.
Consequently, the converter’s overall performance in terms of switching losses and
cost can be considerably improved.
6) Analysis and development of a novel stacked three-port three-level converter
(STPTLC) using GaN switches is proposed for interfacing the renewable energy
sources with load for applications that the presence of energy storage device is
necessary. Derived from the asymmetrical bidirectional half-bridge converter, the
proposed converter presents valuable advantages in terms of simple control
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scheme, extended soft switching over a wide range of operating conditions, and
reduced voltage stress across switches.
7) Design and development of an integrated interleaved dc-dc converter with ultrahigh voltage gain and reduced voltage stress based on the coupled-inductors and
switched-capacitor circuits, which is suitable for interfacing the low-voltage energy
sources, such as fuel-cell, with a high-voltage dc bus in electric vehicle
applications. Input-parallel connection of the coupled-inductors offers a reduced
input current ripple and the current rating of components, as well as automatic input
current sharing without a dedicated current sharing controller.
8) Development of a soft-switched boost converter including an integrated dual halfbridge circuit with high voltage gain and continuous input current for the
applications requiring a wide voltage gain range, such as for the front-end of the
inverter in a DC microgrid to integrate renewable energy sources (RES). In the
proposed converter, two half-bridge converters are connected in series at the output
stage to enhance the voltage gain.
9) Development of a modular quasi-resonant inverters that can provide high voltage
gain for input source without utilizing any transformer, resulting in higher power
density and higher efficiency.
1.6 Dissertation Organization
Chapter 2 gives an overview and full literature review of the bidirectional dc-dc
converters for ship-power systems (SPS) with medium voltage direct current. A bipolar dcdc converter with wide voltage gain range is proposed for interfacing energy storage system
with DC-bus in SPS. To protect the energy storage system against rapid discharging due to
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any short-circuit fault on the DC-bus, a high-frequency transformer is adopted in the
proposed topology. Moreover, diode-capacitor circuits are employed in the secondary side
to provide a wide voltage gain. The converter takes advantage of active clamp
configuration, in terms of limiting the voltage stress of switches and providing softswitching performance. Finally, a simulation in MATLAB/Simulink platform is carried
out to validate the correctness of the theoretical analysis.
In chapter 3, a family of three-port three-level converters composed of asymmetrical
bidirectional half-bridge modules is proposed, which offers the benefits in terms of a
simple control scheme, extended soft switching over a wide range of operating conditions,
and reduced voltage stress across switches. The proposed converters take advantage of a
pulse-width-modulation plus phase-shift control technique to regulate the output voltage
as well as control the power flow between different ports independently. The feasibility of
the proposed concept and effectiveness of the design approach are validated based on the
experimental results of a 1 kW, 100 kHz prototype using gallium nitride switches.
In chapter 4, a modular quasi-resonant bidirectional dc-dc converter composed of halfbridge gallium nitride modules with reduced switch voltage stress is proposed in this
chapter. By using an auxiliary capacitor, a resonant circuit is formed to shape the current
and voltage so that zero-voltage-switching (ZVS) at turn-on instant is achieved. Since the
switching loss dominates the power losses in high-frequency dc-dc converters, the softswitching performance leads to a noticeable reduction in the total loss; so, the operating
temperature will decrease, and consequently, size of the heatsink will be reduced. Finally,
a 1 kW, 600 V laboratory prototype operating at 100 kHz, along with some simulation
scenarios, are carried out to validate the proposed concept of modularity.
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In chapter 5, A modular multi-level bi-directional diode-clamped DC-DC converter
based on eGaN High Electron Mobility Transistor (HEMT) is proposed as a plugin charger
for electric vehicles (EVs). The eGaN HEMT can switch efficiently even in hard switching,
but their problem is that they cannot tolerate voltage stresses higher than 650V. The
proposed multilevel topology reduces the voltage stress across the switches which enables
utilizing eGaN HEMT technology in the powertrain of the EVs. Simulations were carried
out in PSpice environment using the eGaN equivalent circuit provided by the manufacturer.
In chapter 6, a voltage-quadrupler interleaved bidirectional DC-DC converter with
intrinsic equal current sharing is presented. The proposed converter offers a wide voltage
conversion ratio, which makes it suitable for interconnecting the energy storage unit with
dc-bus for electric vehicle applications. A high voltage gain and low voltage stress across
switches are achieved by adopting the capacitive voltage-divider stage, which enables the
designer to employ a low-voltage switch with a small on-resistance RDS(ON). As a result, it
allows the converter to run more efficiently and cooler. Moreover, a built-in equal current
sharing is achieved for two interleaved phases without using a current-sharing control
scheme. Finally, to verify theoretical analysis, a 2 kW scaled-down laboratory prototype
of the proposed converter using Gallium-Nitride switches is implemented.
In chapter 7, a double-input three-level converter composed of Buck-Boost-Half-Bridge
modules is proposed for automotive applications. The proposed converter can supply the
load in the absence of FC or battery. The switching scheme doubles the effective switching
frequency, which, in turn, reduces the size of the boost inductors to enhance power density.
The operational characteristics of the converter and comparison with state-of-the-art
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converters are given in this chapter. Finally, a 4 kW, 100 kHz prototype using GaN
switches is implemented to validate the proposed concept.
In chapter 8, a stacked three-port three-level converter using GaN switches is proposed
for interfacing the renewable energy sources with load for applications that the presence of
energy storage device is necessary. The soft switching for all switches at turn-on instant is
guaranteed thanks to active clamp configuration, resulting in high-efficiency performance.
The experimental results of a 1 kW, 100 kHz prototype of the converter using GaN switches
are given to confirm the validity of the proposed concept.
In chapter 9, an integrated interleaved dc-dc converter with ultra-high voltage gain and
reduced voltage stress based on the coupled-inductors and switched-capacitor circuits is
proposed, which is suitable for interfacing the low-voltage energy sources, such as fuelcell, with a high-voltage dc bus in electric vehicle applications. A promising power-density
improvement technique is given, in which only one magnetic core is utilized to implement
two coupled-inductors that can provide the filter functionality as well as transformer
behavior. Finally, experimental results of a 1 kW, 100 kHz prototype are provided to
confirm the validity of the proposed concept.
In chapter 10, a soft-switched boost converter including an integrated dual half-bridge
circuit with high voltage gain and continuous input current is introduced that can be
suitable for the applications requiring a wide voltage gain range, such as for the front-end
of the inverter in a DC microgrid to integrate renewable energy sources (RES). In the
proposed converter, two half-bridge converters are connected in series at the output stage
to enhance the voltage gain. Additionally, the balanced voltage multiplier stage is
employed at the output to increase the voltage conversion ratio, as well as distribute the
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voltage stress across semiconductors; hence, switches with smaller on-resistance RDS(on)
can be adopted resulting in an improvement in the efficiency. A 1-kW laboratory prototype
was built using gallium nitride (GaN) transistors and silicon carbide (SiC) diodes to
confirm the effectiveness of the proposed topology.
In chapter 11, a Modular Quasi-Resonant Inverters (MQRIs) is proposed that can
provide high voltage gain for input source without utilizing any transformer, resulting in
higher power density and higher efficiency. In the proposed family of MQRIs, a resonant
circuit is employed not only to achieve soft switching for all switches but to limit the inrush
current during start-up.
In chapter 12, a conclusion of this dissertation and an insight on recommended future
work are given.
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Chapter 2

A Bipolar DC-DC Converter with Wide Voltage-Gain Range for
Energy Storage Integration in Ship Power Systems

2.1

Introduction

Ship Power System (SPS) with medium voltage direct current (MVDC) is attracting
widespread interest due to higher reliability and reduced fuel consumption. Energy storage
system (ESS) is recognized as being the critical part of the MVDC distribution power
system, enabling peak shaving, zero emission operation, and optimal scheduling of
generators. In this chapter, a bipolar dc-dc converter with wide voltage gain range is
proposed for interfacing ESS with DC-bus in SPS. To protect the ESS against rapid
discharging due to any short-circuit fault on the DC-bus, a high-frequency transformer is
adopted in the proposed topology. Moreover, diode-capacitor circuits are employed in the
secondary side to provide a wide voltage gain. The converter takes advantage of active
clamp configuration, in terms of limiting the voltage stress of switches and providing softswitching performance. The extension of the proposed concept for application with
multiple loads, detailed analysis of the steady-state operation of the converter, and battery
discharge limiting capability are given in this chapter. Finally, a simulation in
MATLAB/Simulink platform is carried out to validate the correctness of the theoretical
analysis.
2.2 Proposed Isolated Bipolar Converter
The circuit diagram of the proposed converter is shown in Figure 2. 1 (a). The converter
is composed of a half-bridge converter with active-clamp circuit at the input stage,
including inductor LB and switches S1 and S2, to provide the soft-switching performance
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and limit the voltage stress across switches. To improve the voltage conversion ratio and
decrease the voltage stress across switches and output diodes, three diode-capacitor cells
are connected in a way that the capacitors are charged in parallel and discharged in series.
Figure 2.1(b) shows the equivalent circuit of the proposed topology, where the transformer
is replaced by a magnetizing inductance Lm, leakage inductance Lk, and an ideal
transformer with turns-ratio n (n = NS/NP). Moreover, Ro1 and Ro2 represent the load
resistances. The duty cycle D of main switch S1 is the control variable to regulate the output
voltage, and the switches are driven complementary.

(a)

(b)

Figure 2.1: Proposed isolated converter and its equivalent circuit. (a) Circuit diagram
of proposed isolated converter. (b) Equivalent circuit.
2.3 Operating Principles of the Proposed Circuit
The operation of the proposed converter in one switching period can be divided into five
intervals, as shown in Figure 2. 2. Also, the key waveforms are plotted in Figure 2. 3. For
the sake of simplification, it is assumed that the output capacitors Co1 and Co2 and capacitor
Cs are large enough that operate like a voltage source. Furthermore, inductance LB is so
large that can be considered as a current source.
2.3.1

Interval 1 [t0-t1]

Before t0, switch S2 is turned on and the diodes Do2 and Do3 are conducting the current. The
gate pulse of switch S2 is removed at t0. So, the output capacitors of switches S1 and S2 are
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being discharged and charged, respectively. This process stops when the voltage of the
output capacitor of switch S1 reaches zero. After that, the body diode of switch S1 starts to
conduct the current. Therefore, to realize soft-switching performance for switch S1, its gatepulse can be applied before the current becomes zero.

(a)

(b)

(c)

(d)

(e)
(f)
Figure 2.2: Operation intervals of the bipolar DC-DC converter. (a) Interval 1. (b)
Interval 2. (c) Interval 3. (d) Interval 4. (e) Interval 5. (f) Interval 6.

2.3.2

Interval 2 [t1-t2]

At t1, the gate-pulse of switch S1 is applied and the current goes through the switch. The
inductor LB is charged by the input source VBT. Meanwhile, at the secondary side, the
capacitors Co2 and Cs are being charged. This mode ends when the secondary side
becomes zero. The following equations describe this operation mode.
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𝐼𝐿𝑘,𝑃 =

(𝑉𝐶𝑜2 /𝑛) + 𝑉𝐷𝐶1
𝑑1 𝑇𝑠
𝐿𝑘

(2-1)

𝑡2 − 𝑡0 = 𝑑1 𝑇𝑠

(2-2)

Figure 2.3: Key waveforms.

2.3.3

Interval 3 [t2-t3]

At t2, the current of transformer changes and the diodes Do2 and Do3 are turned-off and the
current flows through diode Do1. As shown in Figure 2.3, the current of inductor LB
increases linearly controlled by source VBT. Meanwhile, at the secondary side, the
capacitors Co2 and Cs are being discharged. This mode ends when the secondary side
becomes zero. The equations determining this mode are given as follows:
𝑖𝐿𝑘 (𝑡) =

(𝑉𝑜1 − 𝑉𝐶𝑠 )/𝑛 − 𝑉𝐷𝐶1
(𝑡 − 𝑡2 )
𝐿𝑘

𝑡3 − 𝑡2 = (𝐷 − 𝑑1 − 𝑑2 )𝑇𝑠
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(2-3)

(2-4)

2.3.4

Interval 4 [t3-t4]

At t3, the gate-pulse of switch S2 is removed and the output capacitors of switches S1 and
S2 are being charged and discharged, respectively. This process stops when the voltage of
the output capacitor of switch S2 reaches zero. After that, the body diode of switch S2 starts
to conduct the current. Therefore, to realize soft-switching performance for switch S2, its
gate-pulse can be applied before the current becomes zero.
2.3.5

Interval 5 [t4-t5]

At t4, the gate-pulse of switch S2 is applied and the current goes through the switch. The
inductor LB is discharged by the voltage difference between the input source VBT and VDC2.
This mode ends when the secondary side becomes zero. The equations describing this
mode are given as follows:
𝑖𝐿𝑘 (𝑡) =

(𝑉𝑜1 − 𝑉𝐶𝑠 )/𝑛 + 𝑉𝐷𝐶2
(𝑡 − 𝑡4 )
𝐿𝑘
𝑡5 − 𝑡4 = 𝑑2 𝑇𝑠

2.3.6

(2-5)

(2-6)

Interval 6 [t5-t6]

At t5, the current of transformer changes and the diodes Do1 is turned-off and the current
flows through diode Do1. The inductor LB is discharged by the voltage difference between
the input source VBT and VDC2. This mode ends when the secondary side becomes zero. The
equations describing this mode are given as follows:
𝑖𝐿𝑘 (𝑡) =

𝑉𝑜2 /𝑛 + 𝑉𝐷𝐶2
(𝑡 − 𝑡5 )
𝐿𝑘

𝑡6 − 𝑡5 = (1 − 𝐷 − 𝑑1 )𝑇𝑠
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(2-7)
(2-8)

2.4 Steady-State Analysis
To simplify the analysis, it is assumed that the capacitors Co1, Co2, and Cs are large enough
that can be considered a voltage source. Also, the output capacitors and clamp-capacitors
are identical, i.e., CDC1 = CDC2= CDC and Co1 = Co2 = Co.
2.4.1

Voltage Conversion Ratio

By applying the voltage-second balance to the inductor LB, the following equation can be
obtained.
𝑉𝐷𝐶1 + 𝑉𝐷𝐶2 =

𝑉𝐵𝑇
1−𝐷

(2-9)

Where D is the duty-cycle of main switch S1. Similarly, if the voltage-second balance is
applied to the inductor Lm, the voltages VDC1 and VDC2 can be defined by
𝑉𝐷𝐶1 = 𝑉𝐵𝑇
𝑉𝐷𝐶2 =

𝐷
𝑉
1 − 𝐷 𝐵𝑇

(2-10)
(2-11)

The average current of capacitors are zero in steady-state; therefore, the average current of
leakage inductor can be written by
⟨𝑖𝐿𝑘 ⟩ = 0

(2-12)

From Figure 2. 3 and (12), the relation between the maximum current Io1,peak and Io2,peak can
be defined as follows:
(1 − 𝐷 − 𝑑2 + 𝑑1 )𝐼𝐷𝑂2 (𝐷 + 𝑑2 − 𝑑1 )𝐼𝐷𝑂1
=
= 𝐼𝑜𝑢𝑡
2
2

(2-13)

From (12) – (13), d1 and d2 can be calculated by
𝑑1 = 𝛼𝐷

(2-14)

𝑑2 = 𝛼(1 − 𝐷)

(2-15)
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8𝑛𝐿𝑘 𝑉𝑂𝑢𝑡
𝛼 = 0.5(1 − √1 −
)
𝑅𝑜 𝑉𝐵𝑇 𝐷𝑇𝑠

(2-16)

From (1), (5), and (7) – (16), the voltage conversion ratio can be determined by
𝑀=

𝑉𝑂𝑢𝑡
𝑛𝐷(1 + 𝐷)(1 − 2𝛼)
=
𝑉𝐵𝑇
(𝐷(1 − 2𝛼) + 𝛼)(1 − 𝛼 − 𝐷(1 − 2𝛼))

(2-17)

In ideal case, when the leakage inductance is zero, the voltage across the output capacitor
can be written as follows:
𝑀=

𝑉𝑂𝑢𝑡 𝑉𝑂1 + 𝑉𝑂2 𝑛𝐷(1 + 𝐷)
=
=
𝑉𝐵𝑇
𝑉𝐵𝑇
(1 − 𝐷)

(2-18)

𝑀1 =

𝑉𝑂1
𝑛
=
𝑉𝐵𝑇 (1 − 𝐷)

(2-19)

𝑀2 =

𝑉𝑂2
𝑛𝐷
=
𝑉𝐵𝑇 (1 − 𝐷)

(2-20)

The voltage conversion ratio (M) of the proposed converter under different turns-ratio and
 values is depicted in Figure 2. 4. As shown in Figure 2. 4(a), the voltage gain increases
as turns-ratio n increases. So, turns-ratio can help the designer to achieve higher voltage
gain while working in lower duty-cycle values resulting in lower losses. In Figure 2. 4(b),
the voltage gain is plotted as a function of duty-cycle and  When  increases, the voltage
gain decreases. Figure 2.5 helps the designer to obtain the values of Lk, n, and D for a given
voltage conversion ratio for feeding specific load.
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(a)
(b)
Figure 2.4: Voltage gain as a function of turns-ratio and . (a) Voltage gain under
different turns-ratio ( =0.1). (b) Voltage gain under different  (=).
2.4.2

Soft-switching Performance

According to Figure 2. 2(a) and (d), to realize soft-switching for switches S1 and S2, the
gate pulse of the switches should be applied while their body-diodes are conducting the
current. So, following conditions should be met to ensure zero-voltage switching at turnon for switches:
1
1
𝑉𝐵𝑇 2
2
𝐿𝐿𝑘 𝐼𝑆1,𝑍𝑉𝑆
> 𝐶𝑜𝑠𝑠,𝑇𝑜𝑡 (
)
2
2
1−𝐷

(2-21)

1
1
𝑉𝐵𝑇 2
2
𝐿𝐿𝑘 𝐼𝑆2,𝑍𝑉𝑆
> 𝐶𝑜𝑠𝑠,𝑇𝑜𝑡 (
)
2
2
1−𝐷

(2-22)

𝐶𝑜𝑠𝑠,𝑇𝑜𝑡 = 𝐶𝑜𝑠𝑠,𝑆1 + 𝐶𝑜𝑠𝑠,𝑆2

(2-23)

Where Is1,ZVS and Is2,ZVS are defined by
𝐼𝑆1,𝑍𝑉𝑆 = 𝐼𝐵𝑇 − 𝐼𝐿𝐾,𝑃

(2-24)

𝐼𝑆2,𝑍𝑉𝑆 = 𝐼𝐵𝑇 + 𝐼𝐿𝐾,𝑁

(2-25)

It can be seen that the soft-switching condition for switch S2 is always satisfied. On the
other hand, if the leakage inductance LLk is very small or the boost inductor LB is very
large, condition (21) may not be satisfied, implying soft-switching performance is
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controversial for switch S1. Figure 2. 5 shows the marginal curve of soft-switching
condition of main switch S1 under different output power, battery voltage, and duty-cycle
for various values of Coss,Tot.

Figure 2.5: Soft-switching condition of main switch S1 under different output power,
battery voltage, and duty-cycle for various values of Coss,Tot.

2.4.3

Voltage Stress of Semiconductors

As shown in Figure 2. 2, the voltage stress of the switches is limited to the summation of
voltage of capacitors CDC1 and CDC2. So, the voltage stress of switches are defined by
𝑉𝑆1 = 𝑉𝑆2 =

𝑉𝑂𝑢𝑡
(1 + 𝐷)𝑛

(2-26)

The voltage stress of the output diodes can be obtained by
𝑉𝐷𝑜1 = 𝑉𝐷𝑜3 = 𝑉𝑂1 =
𝑉𝐷𝑜2 = 𝑉𝑂2 =

𝑛𝑉𝐵𝑇
1−𝐷

𝑛𝐷𝑉𝐵𝑇
1−𝐷

(2-27)

(2-28)

It can be seen that the voltage stress of the switches decreases with increase of turns-ratio.
Therefore, switches with lower ON-resistance RDS(ON) can be selected leading to
improvement in the efficiency. Moreover, the voltage stress of the output diodes is equal
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to half of the output voltage. So, diodes with lower forward voltage-drop can be chosen,
resulting in less switching loss.
2.4.4

Battery Discharge Limiting Characteristics

Monitoring the distribution system, responding to faults within milliseconds to restrict the
current from the battery bank from fast discharge, and isolating it from feeding power to
the fault is critical for electric ships. The proposed converter offers the isolation of battery
from DC-bus as well as limiting fast battery discharge. Since a high frequency transformer
is utilized in the proposed topology, it can pave the way for stopping power transfer through
the transformer in order to prevent the discharge of the battery. At the fault-time instant,
the control scheme sends the turn-off commands to the switches S1 and S2. So, after
turning-off the switches, the voltage across the primary winding of transformer becomes
zero. Therefore, the power will not flow through the transformer and the current drawing
from battery decay to zero.
2.4.5

Extension of the proposed Concept

An extended version of the proposed concept is shown in Figure 2.6, in which n diodecapacitor cells are connected to feed the different loads with different voltage levels. In this
topology, the input stage works as simple as a conventional boost converter. Also, the
output capacitors Co3, Co4, …, and Co(k+1) are stacked on the output capacitor Co1 to provide
different voltage levels. The voltage of output capacitors and the voltage stress of switches
are defined by
𝑉𝑅𝑁𝑘 =

𝑘×𝑛
𝑉
1 − 𝐷 𝐵𝑇
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(2-29)

𝑉𝑆1 = 𝑉𝑆2 =

𝑉𝑅𝑁𝑘
𝑘×𝑛

(2-30)

where k is number of diode-capacitor modules and VRNk is the voltage across the load in k
module with negative voltage.

Figure 2.6: Extended version of the proposed isolated converter.

2.5 Simulation Results
To verify the theoretical analysis, a simulation has been carried out for battery voltage 400
V, DC-bus voltage 1500 V, switching frequency 50 kHz, and output power 50 kW. Two
different loads are connected to the output ports with different voltage and power levels.
Voltage and nominal power of load 1 are 50 kW and 2400 V, and voltage and nominal
power of load 2 are 25 kW and 750 V. The simulation results of steady-state performance
are shown in Figure 2.8. The battery voltage and voltage Vo1 and Vo2 are illustrated in
Figure 2.7 (a). It can be seen that the voltage levels are following the theoretical equation.
Figure 2. 7(b) demonstrates the current of switches and the leakage inductor current iLk,
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which are changing linearly according to analysis given in Section III. To investigate the
ZVS performance of switches S1 and S2, the drain-source voltage and current are given in
Figure 2.7 (c) and Figure 2.7 (d), respectively. It is clear that the soft switching is realized
in the switches. In fact, the voltage across the switches becomes zero before they start
conducting the current, implying the turn-on loss becomes zero. Figure 2.7 (e) and Figure
2.7 (f) show the voltage and current of diodes Do1 and Do2, respectively. It can be seen that
the current of diodes during turn-off process is changing linearly controlled by the leakage
inductance, which results in lower reverse-recovery loss.

(a)

(b)

(c)

(d)
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(e)

(f)

Figure 2.7: Simulation results. (a) battery voltage and output voltage levels Vo1 and
Vo2. (b) Current of switches and the leakage inductor current iLk. (c) voltage and
current of switch S1. (d) voltage and current of switch S2. (e) voltage and current of
diode Do1. (f) voltage and current of diode Do2.
The converter performance during the short circuit fault between the positive and negative
poles is investigated in Figure 2.8. The battery current and leakage inductor current iLk are
shown in Figure 2. 8(a) and (b), respectively. It can be seen that the protection scheme is
working effectively and reduces the battery current to zero after 2 ms, implying the energy
storage doesn’t supply the fault. The current of switches and output diodes are depicted in
Figure 2. 8(c) and (d), respectively. It can be observed that the control technique prevents
the power flow through the transformer.
2.6 Conclusion
Recent development in power electronics have led to the growth of medium voltage DC
distribution systems in ship power system due to their higher efficiency, power quality, and
higher reliability. Especially, the energy storage systems play a critical role by keeping the
balance between power generation and consumption. In this chapter, an extendable isolated
bipolar dc-dc converter is proposed for MVDC distribution system in marine vessels,
which is derived from the conventional half-bridge circuit.

35

(a)

(b)

(c)

(d)

Figure 2.8: Simulation results when there is a pole to pole short circuit fault. (a) battery
current iLB. (b) leakage inductor current iLk. (c) current of switches S1 and S2. (d)
current of diodes Do1 and Do2.

The active clamp circuit is adopted in the proposed converter not only to limit the voltage
stress of switches but also to provide the soft-switching performance. The voltage
conversion ratio is improved considerably due to employing the diode-capacitor cells.
Since the short circuit fault is inevitable in the ship power system, the proposed converter
can protect the system by isolating the battery side from DC-bus. Finally, a bipolar dc-dc
converter working with switching frequency of 50k Hz and feeding two different loads (25
kW and 50 kW) is simulated with the Simulink platform to verify the theoretical analysis.
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Chapter 3

A Family of Three-Port Three-Level Converter Based on

Asymmetrical Bidirectional Half-Bridge Topology for Fuel-Cell Electric
Vehicle Applications
3.1

Introduction

In this chapter, a family of three-port three-level converters (TPTLC) composed of
asymmetrical bidirectional half-bridge modules is proposed, which offers the benefits in
terms of a simple control scheme, extended soft switching over a wide range of operating
conditions, and reduced voltage stress across switches. The proposed converters take
advantage of a pulse-width-modulation plus phase-shift control technique to regulate the
output voltage as well as control the power flow between different ports independently. A
stacked TPTLC is taken as an example to be introduced in detail to gain a thorough insight
into the proposed family of converters. The stacked TPTLC can provide a high voltagegain along with a wide voltage-gain range without using any transformer, resulting in the
improvement in the power density. In order to minimize the conduction loss and reduce
the current stress of switches, the root-mean-square current of the inductor and the
boundary condition of the phase-shift controller in different operation scenarios are
studied. Finally, the feasibility of the proposed concept and effectiveness of the design
approach are validated based on the experimental results of a 1 kW, 100 kHz prototype of
the stacked TPTLC using gallium nitride switches.
3.2 Derivation Methodology of The TPTLC Topologies
3.2.1

The idea of TPTLC Topologies

The cornerstone of a TPC is the output port should be highly regulated to connect to
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DC/AC converter while the input port is connected to an RES, such as FC. Concerning the
volatility of RES, the presence of an energy storage element is necessary to supply the
mismatched power. As depicted in Figure 3.1(a), ABHB module is capable of bidirectional
power flow control and includes one switching leg that is comprised of two switches, 𝑆1and
𝑆̅1, an input filter inductor LB1, and an output capacitor Co. In Figure 3.1(a), the symbol “–
” stands for the complementary gate pulse of the switch with the same index. For instance,
two switches 𝑆1and 𝑆̅1 are driven complementary. Essentially, the input and output ports
can be connected to either an energy storage element or an RES, such as FC. Generally, to
construct a TPC with a minimum component number, two modules can be merged. The
general structure of TPC is illustrated in Figure 3.1(b). Referring to Figure 3.1(b), two dutycycle controlled ABHB modules can be connected in a way that a three-port converter with
a PPSM control scheme is synthesized. In fact, the second module can be integrated into
the first module to provide three ports with bidirectional power flow capability, supply the
load from two sources, and regulate the output voltage. Regarding the voltage and power
regulation, the output port of each module is regulated by the duty-cycle, D, and the phase
shift controls the power flowing between the modules 1 and 2. Nevertheless, to synthesize
partially-isolated TPC, a transformer can be employed to generate a high-frequency ac
voltage. Then, a rectifier stage is employed to provide the dc-voltage.
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(a)

(b)

Figure 3.1: Topology derivation of the proposed family of three-port three-level
DC/DC converters from ABHB modules: (a) Duty cycle controlled ABHB module. (b)
PWM plus phase-shift modulated TPTLC composed of ABHB modules.

3.2.2

Different Topologies of TPTLCs

A technique for synthesizing different TPTLC topologies is inspired by combining ABHB
modules in various forms to make them suitable for a wide variety of applications. There
are nine various circuit topologies in this family of TPTLCs, which can be categorized as
non-isolated and partially-isolated as illustrated in Table 3.1 and Table 3.2, respectively.
The main advantage of non-isolated TPTLC is that a high voltage gain can be attained
without using a transformer. Compared to the classical solutions, the proposed nonisolated
TPTLCs can directly charge and discharge the battery while the power is not required to
pass through the transformer; so, a more compact power conversion system with higher
efficiency is ensured. Since these topologies are derived from integrating the concept of
multilevel converter and active-clamp circuit, the voltage stress across the switches is
reduced compared with other state-of-the-art TPCs. Consequently, the designer can employ
the low-voltage rating switches, thereby, reducing the conduction and switching losses. All
the switches in the proposed family of TPTLC can be switched at zero voltage, which is
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achieved without additional auxiliary circuit that leads to improvement in the system
performance. In the proposed family of TPTLCs, all three ports are capable of bidirectional
power flow. Besides, both sources can feed the load separately, and the power between the
two sources can be regulated simultaneously. It is noteworthy to mention that for renewable
energy applications, such as FC, the power can only go to the load or energy storage
element port since FC cannot absorb the power. Generally, the power flow is controlled by
the phase shift between ABHB modules, and the duty-cycle of switching legs regulate the
output voltage. This control scheme paves the way for a seamless transition between
different operation scenarios due to its symmetrical switching pattern.
For non-isolated configurations, the inductor LB1 is used to reduce the input current ripple.
Note in Non-Isolated Interleaved TPTLC and Floated Non-Isolated TPTLC, the function
of the inductor LB2 is similar to that of the inductor LB1. Regarding the role of the inductor
LB2 in other non-isolated converters, it transfers the power from the input stage to the output
stage. As far as the current ripple is concerned, an interleaved TPTLC is an excellent
solution to reduce the current ripple while improving the power density, which is
constructed by symmetric connection of two ABHB modules at the low-voltage side (LVS)
of TPTLCs. For example, in nonisolated interleaved TPTLC and isolated interleaved
TPTLC, the phase legs operate in an interleaving way such that each of the phase-leg only
handles a portion of the total power. As depicted in Table 3.1, an effective way to decrease
the voltage stress of semiconductors and increase the voltage gain is to cascade the ABHB
modules with a merit of minimum components count. In order to remove the disadvantages
of multilevel converters, i.e., sizeable current spike and no voltage regulation, a “Multilevel
Modular TPTLC” is derived from the conventional switched-capacitor converter. To

40

improve the power density, the proposed multilevel modular TPTLC employs the
switched-capacitor concept to increase the voltage gain without using a transformer, while
the major issues of the multilevel switched-capacitor converter are solved by using a small
inductor. Moreover, the bidirectional power transferring is realized in this converter by
transferring the energy between adjacent serial capacitors. Taking the stacked TPTLC as
an example, the detailed analyses of its performance and characteristics are studied in the
next section.
As shown in Table 3.2, with a high-frequency transformer, the partially-isolated TPTLCs
are appropriate for applications featuring isolation and high voltage gain. At the output side
of the TPTLCs topologies, three-level rectifier based on the ABHB modules are used to
decrease the voltage stress across switches while increasing the voltage gain. To hybridize
two different type of input sources, i.e., current-fed and voltage-fed source, a full-bridge
converter can be paralleled with a half-bridge converter by adopting a mutual dc-bus,
named Integrated Half-Bridge TPTLC. This type of TPTLC is beneficial for hybrid
renewable energy systems. The idea of “Hybrid Half-Bridge and Full-Bridge TPTLC”
stems from the fact that the PWM pattern of both full-bridge and half-bridge converters are
identical. To avoid transformer saturation caused by an asymmetrical operation in the fullbridge circuit, the dc-blocking capacitor Cb is added in series with the primary winding of
transformer T2. The capacitors in the secondary side fulfill this duty in the other converters.
The inductance LB1 in Full-Bridge TPTLC and both inductance LB1 and LB2 in Integrated
Half-Bridge TPTLC can be directly integrated into the transformer in the form of its
leakage inductance.
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3.3 Detailed Analysis and Design Consideration of the Stacked TPTLC
In this section, the proposed stacked TPTLC is thoroughly studied. Stacking structure such
as that depicted in Figure 3.2 aims at improving the efficiency and voltage gain without
requiring any transformer. The clamp circuit limits the voltage stress of switches; hence
switches with smaller on-resistance RDS(ON) can be used, leading to lower conduction loss.
Compared to other TPTLCs, stacked TPTLC needs less number of switches and inductors
to achieve high voltage gain and offers the soft-switching for a wide range of power.
Symbols are defined as follows: filter inductors LB1, LB2, power switches S1, S2, S3, S4,
auxiliary capacitor Caux, clamp capacitor CC, and output capacitor CO. Vout denotes the
voltage of high-voltage port, which is equal to the summation of the voltage of clamp
capacitor and the output capacitor, VCc+VCo. In Figure 3.2, the battery is emulated by a
voltage source VBT. In this figure, the fuel cell is modeled as an ideal voltage source VFC.
Since the FC cannot be charged, a diode DFC is used in series with voltage source VFC.
Also, Rout is the equivalent resistance of load representing the equivalent power feeding an
inverter. The voltage across switches S2 and S3 are symbolized by Vab and Vcb, respectively.
The inductor LB1 is adopted as a filter to reduce the battery current ripple, and the inductor
LB2 is used to form a resonant circuit to realize ZVS performance and confine the peak
current of switches. While no extra voltage stress is added across the switches, an auxiliary
capacitor is added to the circuit to extend the range of soft-switching performance, which
forms a resonant tank with the inductor LB2. This auxiliary capacitor stores the magnetic
energy of inductor LB2 and then releases it to the output capacitor Co. The main switches
S1 and S3 can transfer the power from FC to the battery and the load, respectively. The gate
pulse of switches S2 and S4 are complementary to that of switches S1 and S3, respectively.
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Table 3.1: Non-isolated three-port three-level DC/DC converters comprised of ABHB
modules.

Topology

General Model

Example

Nonisolated
Interleaved
TPTLC

Stacked
TPTLC

Cascaded
TPTLC

Floated nonisolated
TPTLC

Multi-level
Modular
TPTLC
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Table 3.2: Partially-isolated three-port three-level DC/DC converters derived from
ABHB modules.

Topology

General Model

Example
S3

Isolated
Interleaved
TPTLC

+

N1 LB2

Cc2
N2

S3

S1 S2
S1
Vin2 S2

Cc1

S4

LB1
Vin1

-

Vo
Co2

Rout
Co1

S4

S3

S2

S1

Full-Bridge
TPTLC

LB1
Vin2

N1 N2

Cc1

Rout

LB2

- S1
Vin1

+

S3

Cc2

C2

S4

Co1

S2

S4

S3

N1 N2

Integrated
Half-Bridge
TPTLC

Vo
Co2

S1

S2

Cc2 S3

Vo
Co2

LB1
Vin2

+ C1
- Vin1 S1

LB2 N1 N2
S2

Rout
Cc1 S4

Hybrid HalfBridge and
Full-Bridge
TPTLC

Figure 3.2: Proposed stacked TPTLC for FCEV applications.
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S4

Co1

3.3.1

Operation Modes Analysis

Based on the generated power of FC and the power demanded by the load, possible
scenarios of power flow in different ports include: 1) Scenario I, when the power of FC is
not enough to supply the load. 2) Scenario II, when the generated power of FC PFC is more
than the power demand, i.e.,𝑃𝐹𝐶 > 𝑃𝑜𝑢𝑡 ; so, the battery absorbs the extra power generated
by FC so that the output voltage is regulated at a constant value. 3) Scenario III, when the
battery can be charged from the motor through an inverter during decelerating, which is
named also regenerative-braking scenario. 4) Scenario IV, when the load is disconnected,
i.e.,𝑃𝑜𝑢𝑡 = 0, and the battery is charged by the generated power of FC.
The operating principle and characteristics of proposed converter are demonstrated with
the following assumptions: 1) the capacitors CC, CO, Caux are sufficiently large such that
they can be taken as constant voltage sources; 2) All switches S1-S4 are considered to be
ideal.
1) Scenario I: In this scenario, the FC cannot meet the load power demand, i.e.,𝑷𝑭𝑪 <
𝑷𝒐𝒖𝒕 , the converter operates as a double-input converter. In this condition, the battery is
discharged and helps to supply the load so that the output voltage is controlled at a constant
value. According to the assumptions, the proposed converter operation during one
switching period can be divided into four intervals. The corresponding equivalent circuits
and the key waveforms during one switching period are depicted in Figure 3.3.
Interval I [t0-t1]: At time t0, switches S1 and S4 are on, and the battery current is going
through the inductor LB1; so, the inductor is being charged. Figure 3.3 (a) illustrates the
current flow path for this interval. The voltage across inductor LB2 is negative, therefore its
current decreases linearly, demonstrated in Figure 3.4. As a result of adopting active-
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clamped circuit, the voltage stress of switches S2 and S3 are limited to the voltage of
capacitors CC and CO, respectively.
𝐿𝐵1

𝑑𝑖𝐿𝐵1
= 𝑣𝐵𝑇
𝑑𝑡

𝑑𝑖𝐿𝐵2
= 𝑣𝐶𝑎 − 𝑣𝐶𝑐 − 𝑣𝐶𝑜
𝑑𝑡
𝑑𝑣𝑐𝑎
𝐶𝑎
= −𝑖𝐿𝐵2
𝑑𝑡
𝑑𝑣𝐶𝑐
𝑣𝐶𝑐 + 𝑣𝐶𝑜
𝐶𝑐
= 𝑖𝐿𝐵2 −
𝑑𝑡
𝑅𝑜
𝑑𝑣𝐶𝑜
𝑣𝐶𝑐 + 𝑣𝐶𝑜
𝐶𝑜
= 𝑖𝐿𝐵2 −
(
𝑑𝑡
𝑅𝑜
𝐿𝐵2

(3-1)

Interval II [t1-t2]: At time t1, switch S4 is turned off and S3 is turned on. The current flow
path for this interval is depicted in Figure 3.3 (b). As shown in Figure 3.4, the current of
inductor LB1 increases, but the current of LB2 changes depending on the voltage of VCc and
VCa.
𝐿𝐵1

𝑑𝑖𝐿𝐵1
= 𝑣𝐵𝑇
𝑑𝑡

𝑑𝑖𝐿𝐵2
= 𝑣𝐶𝑎 − 𝑣𝐶𝑐
𝑑𝑡
𝑑𝑣𝐶𝑎
𝐶𝑎
= −𝑖𝐿𝐵2
𝑑𝑡
𝑑𝑣𝐶𝑐
𝑣𝐶𝑐 + 𝑣𝐶𝑜
𝐶𝑐
= 𝑖𝐿𝐵2 −
𝑑𝑡
𝑅𝑜
𝑑𝑣𝐶𝑜
𝑣𝐶𝑐 + 𝑣𝐶𝑜
𝐶
=−
( 𝑜 𝑑𝑡
𝑅𝑜
𝐿𝐵2

(3-2)

Interval III [t2-t3]: At time t2, switches S1 is off and S2 is on. Figure 3.3 (c) shows the current
flow path for this interval. The current of inductor LB1 and LB2 decreases and increases
linearly, respectively.
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𝑑𝑖𝐿𝐵1
= 𝑣𝐵𝑇 − 𝑣𝐶𝑐
𝑑𝑡
𝑑𝑖𝐿𝐵2
𝐿𝐵2
= 𝑣𝐶𝑎
𝑑𝑡
𝑑𝑣𝐶𝑎
𝐶𝑎
= −𝑖𝐿𝐵2
𝑑𝑡
𝑑𝑣𝐶𝑐
𝑣𝐶𝑐 + 𝑣𝐶𝑜
𝐶𝑐
= 𝑖𝐿𝐵1 −
𝑑𝑡
𝑅𝑜
𝑑𝑣𝐶𝑜
𝑣𝐶𝑐 + 𝑣𝐶𝑜
𝐶𝑜
=−
(
𝑑𝑡
𝑅𝑜
𝐿𝐵1

(3-3)

Interval IV [t3-t4]: At time t3, switches S3 is turned off and S4 is turned on. Figure 3.3 (d)
shows the current flow path for this interval. The current waveform of inductor LB2 varies
depending on the voltage of VCc and VCa. As shown in Figure 3.4, for the equal value of
VCc and VCa, the current will be “flat”.
𝑑𝑖𝐿𝐵1
= 𝑣𝐵𝑇 − 𝑣𝐶𝑐
𝑑𝑡
𝑑𝑖𝐿𝐵2
𝐿𝐵2
= 𝑣𝐶𝑎 − 𝑣𝐶𝑜
𝑑𝑡
𝑑𝑣𝐶𝑎
𝐶𝑎
= −𝑖𝐿𝐵2
𝑑𝑡
𝑑𝑣𝐶𝑐
𝑣𝐶𝑐 + 𝑣𝐶𝑜
𝐶𝑐
= 𝑖𝐿𝐵1 −
𝑑𝑡
𝑅𝑜
𝑑𝑣𝐶𝑜
𝑣𝐶𝑐 + 𝑣𝐶𝑜
𝐶𝑜
= 𝑖𝐿𝐵2 −
(
𝑑𝑡
𝑅𝑜
𝐿𝐵1

2)

(3-4)

Scenario II: During this scenario, the generated power of FC is more than the load

demand, so the battery is charged by the extra power. The converter works as a dual-output
converter in this condition. The operation intervals and the equivalent circuits are similar
to those in scenario I, except the inductor current iLB1 is different. Figure 3.5 shows the
inductor current iLB1 for scenarios I and II according to the generated power of FC PFC and
load power Pout.
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(a)

(b)

(c)

(d)

Figure 3.3: Equivalent circuits and key waveforms for scenario I. (a) Interval I. (b)
Interval II. (c) Interval III. (d) Interval IV. (e) Key waveforms.

Figure 3.4: Key waveforms.
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Figure 3.5: The inductor current iLB1 for scenarios I (PFC < Pout) and II (PFC > Pout).

3)

Scenario III: In this scenario, the motor charges the battery through an inverter,

which is also named regenerative braking scenario. Whereas in the scenario I, the gate
pulse of switch S1 leads that of switch S3, in this scenario the gate pulse of switch S1 lags
that of switch S3 to control the power flow in the reverse direction, which means the phase
shift ratio,  is negative. The equivalent circuit and the key waveforms in this scenario are
depicted in Figure 3.6 (a) and (b), respectively. As shown in Figure 3.6 (a), the power flows
from high-voltage side (HVS) to the battery in this scenario. The operation intervals in this
scenario are similar to those in the scenario I with a different sequence of operation
intervals. As shown in Figure 3.6 (b), the sequence of switching states in a switching period
can be expressed as S2S3, S1S3, S1S4, and S2S4.

(a)

(b)

Figure 3.6: Equivalent circuit and key waveforms of converter in scenario III. (a)
Equivalent circuit. (b) Key waveforms.
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4)

Scenario IV: In this scenario, the load is disconnected, and the generated power of

FC charges only the battery. The principle of operation of the converter in this scenario is
similar to that of a conventional ABHB converter. The switches S1 and S2 are driven
complementary, and other switches are turned off. There are two intervals in one switching
period. The equivalent circuit of the proposed converter during scenario IV is depicted in
Figure 3.7 (a). The gate-pulse of switches S1 and S2 and the current of the battery are
depicted in Figure 3.7 (b).

(a)

(b)

Figure 3.7: Equivalent circuit and key waveforms of the proposed converter in
scenario IV. (a) Equivalent circuit. (b) key waveforms.
3.3.2

Voltage Conversion Ratio

As shown in Figure 3.2, in the proposed stacked TPTLC two switches S1 and S3 share the
gate-control signals with the same duty-cycle D but a phase-shift ratio , which are
complementary to gate-control signals of S2 and S4, respectively. From assumptions as
mentioned earlier in Section A, the relation between the voltage of HVS port and LVS port
in different scenarios can be obtained. From Figure 3.2, it is apparent that the output voltage
is equal to the summation of the voltage of capacitors CC and CO.
𝑉𝑜𝑢𝑡 = 𝑉𝐹𝐶 + 𝑉𝐶𝑜
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(3-5)

By applying the volt-sec balance on the inductor LB1, VFC can be expressed by
𝑉𝐹𝐶 =

𝑉𝐵𝑇
1−𝐷

(3-6)

Based on the circuit shown in Figure 3.2, an equivalent circuit of the HVS of proposed
stacked TPTLC is obtained, as shown in Figure 3.8, which helps to derive the relation
between Vdb and the voltage across capacitor Co. From Figure 3.8 and the volt-sec balance
on the inductor LB2, VCo can be obtained by
𝑉𝐶𝑜 =

𝑉𝑑𝑏
1−𝐷

(3-7)

Figure 3.8: Equivalent circuit of HVS of proposed stacked TPTLC.

From Figure 3.2 and voltage-second balance principle across the inductor, the relation of
voltages on two side of inductor LB1 can be defined as follows:
𝑉𝐵𝑇 + 𝑉𝐶𝑎 = 𝑉𝑑𝑏 + 𝑉𝐹𝐶

(3-8)

From (5) – (8), the output voltage Vout can be calculated as follows:
𝑉𝑜𝑢𝑡 =

2𝑉𝐵𝑇 𝑉𝐶𝑎 − 𝑉𝐹𝐶
+
1−𝐷
1−𝐷

(3-9)

From current-second balance principle on the capacitor Caux, the relationship between the
inductor current iLB2 at t0 and t3 can be derived by
𝑇𝑠

𝑇𝑠

∫ 𝑖𝐶𝑎 (𝑡)𝑑𝑡 = ∫ 𝑖𝐿𝐵2 (𝑡)𝑑𝑡 = 0
0

0
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(3-10)

𝑖𝐿𝐵2 (𝑡0 )(1 − 𝐷)𝑇𝑆 + 𝑖𝐿𝐵2 (𝑡3 )𝐷𝑇𝑆 = 0

(3-11)

From operation modes and Figure 3.3 (a), the inductor current iLB2 at t3 can be expressed
by
𝑖𝐿𝐵2 (𝑡3 ) = 𝑖𝐿𝐵2 (𝑡0 ) −

𝑉𝐶𝑜 + 𝑉𝐹𝐶 − 𝑉𝐶𝑎
𝜃𝑇𝑆
𝐿𝐵2

(3-12)

From current-second balance principle on the capacitor CO, the average current of switch
S4 can be written by
𝑇𝑠

∫ 𝑖𝑆4 (𝑡)𝑑𝑡 = 𝐼𝑜𝑢𝑡 =
0

𝑉𝑜𝑢𝑡
𝑅𝑜𝑢𝑡

(3-13)

Substituting for iLB2 from (10) – (11) into (13) and integrating the result, the output voltage
can be expressed by
𝑉𝑜𝑢𝑡 =

(2𝜃𝐷 − 2𝜃𝐷2 − 𝜃 2 − 4𝜃𝐷2 + 4𝜃𝐷3 + 2𝐷𝜃 2 )𝑅𝑜𝑢𝑡 𝑇𝑆
𝑉𝐹𝐶
2𝐿𝐵2 − (2𝜃𝐷2 − 2𝜃𝐷3 − 𝜃 2 𝐷)𝑅𝑜𝑢𝑡 𝑇𝑆

3.3.3

Analysis of Inductor Current and Transferred Power

(3-14)

In order to keep the output voltage regulated and control the power flow, the PPSM scheme
is proposed for the proposed stacked TPTLC. Firstly, the relationship of transferred power
with the phase-shift ratio () and duty cycle (D) needs to be derived. As illustrated in Figure
3.9, depending on the values of D and 𝜃, there are eight possible operating cases: 1) case
I, when 𝜃 < 1 − 𝐷 < 0.5; 2) case II, when 1 − 𝐷 < 𝜃 < 0.5; 3) case III, when 𝜃 < 𝐷 <
0.5; 4) case IV, when 𝐷 < 𝜃 < 0.5. In Figure 3.9, “Scenario I” represents the power flow
from low-voltage side to high-voltage side, which is defined as Forward operation, i.e.,
P>0 and 𝜃 > 0. In Backward operation, P<0 and 𝜃 < 0, which is defined as in “Scenario
III” in Figure 3.9, the power the power flows from high-voltage side to low-voltage side.
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Note Cases I-IV in Scenario III are represented with prime values, named cases I’-IV’. For
instance, I represents Case I in Scenario I, while I’ represents Case I in Scenario III.
Case 1 [ < (1-D) < 0.5] [see Figure 3.10 (a)]:
The key waveforms for this case are shown in Figure 3.10 (a). From (10)-(14) and the
current-second balance principle on the capacitors Caux and Co, the output power can be
calculated by
2
𝑉𝑜𝑢𝑡
𝑇𝑆
(2𝐷 − 2𝐷2 − |𝜃|)|𝜃|
𝑃=
4𝐿𝐵2

(3-15)

From (15) it is obvious that the transferred power is inversely related to the switching
frequency fs and inductance LB2. The maximum power can be obtained at the maximum
phase-shift ratio (max) as follows:
2
𝑑𝑃
𝑉𝑜𝑢𝑡
𝑇𝑆
(2𝐷 − 2𝐷2 − 2|𝜃𝑚𝑎𝑥 |) = 0
=
𝑑|𝜃|
4𝐿𝐵2

(3-16)

|𝜃𝑚𝑎𝑥 | = 𝐷 − 𝐷2

(3-17)

𝑃𝑚𝑎𝑥 =

2
𝑉𝑜𝑢𝑡
𝑇𝑆
(𝐷 − 𝐷2 )2
4𝐿𝐵2

(3-18)

The maximum transferred power as a function of switching frequency fs and inductance LB2 is

presented in Figure 3.10 (a), demonstrating the effect of the switching frequency and the
inductance LB2 on the maximum transferred power Pmax, which is derived from the equation (18)
when Vout= 400 V and D=0.5. As shown in this figure, the maximum transferred power increases
exponentially if the inductance LB2 decreases below 1uH. It can be seen that the maximum
transferred power decreases with increase of either the switching frequency or inductance.
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(a)

(b)

(c)

(d)

Figure 3.9: Different operation modes according to different values of duty-cycle and
phase shift ratio. (a) Case 1. (b) Case 2. (c) Case 3. (d) Case 4.
Case 2 [(1-D) <  < 0.5] [see Figure 3.10 (b)]:
Figure 3.10 (b) shows the current and voltage waveforms for operating case 2. Employing
the similar derivation procedure, the output power can be obtained by
2
𝑉𝑜𝑢𝑡
𝑇𝑆
𝑃=
(1 − 𝐷)2 (1 − 2|𝜃|)
4𝐿𝐵2

(3-19)

Case 3 [ < D < 0.5] [see Figure 3.10 (c)]:
The current and voltage waveforms for this case are depicted in Figure 3.10 (c).
With the same analysis method, the output power in this case is completely similar to Case
1, which is a function of the phase-shift ratio () and duty cycle (D) and can be determined
by
𝑃=

2
𝑉𝑜𝑢𝑡
𝑇𝑆
(2𝐷 − 2𝐷2 − |𝜃|)|𝜃|
4𝐿𝐵2

Case 4 [D < < 0.5] [see Figure 3.10 (d)]:
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(3-20)

The key waveforms for this case are shown in Figure 3.10 (d). Applying the similar
mathematical derivation, the output power is a function of the phase-shift ratio () and duty
cycle (D), which is given by
2
𝑉𝑜𝑢𝑡
𝑇𝑆 2
𝑃=
𝐷 (1 − 2|𝜃|)
4𝐿𝐵2

(3-21)

Figure 3.11 (b) shows the normalized delivered power as function of duty cycle and
phase-shift ratio for different operation modes, in which the transferred power is
normalized by
𝑃𝑏𝑎𝑠𝑒 =

2
𝑉𝑜𝑢𝑡
𝑇𝑆
4𝐿𝐵2

(3-22)

Note the negative power refers to a power flowing from HVS to LVS. As depicted in
Figure 3.11 (b), the direction of power flow can be changed seamlessly because the
proposed converter has a unified operation for various values of phase-shift ratio; so,
similar equations are valid for a negative phase-shift ratio. It is important to note that zero
delivered power does not imply zero current. In essence, when the phase-shift ratio is zero
(=0), there is reactive power going through the switches contributing to the power
losses. Further examinations show that the transferred power curve is symmetric around
the axis D=0.5, and it enhances with the rise of the duty cycle (D) for D ≤ 0.5 and the
decrease of D for D > 0.5. The transferred power curve when the duty cycle is fixed is
analogous to the sinusoidal wave. The maximum transferred power in Scenario I and
Scenario III are identical to each other, happening at D=0.5 and  = ±0.25.
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Figure 3.10: Operating cases for different values of phase shift ratio  versus dutycycle D.

(a)

(b)

Figure 3.11: Maximum power transferred and normalized transferred output power; (a)
Maximum power transferred as a function of switching frequency fs and inductance
LB2. (b) Normalized power transferred versus different phase-shift ratio and duty cycle.
3.3.4

Current and Voltage Stress of Switches

In order to calculate the current stress of switches, first, the current of inductor LB2, iLB2,
should be thoroughly analyzed. From the explanation given in “Operation Mode Analysis”
section, the inductor current iLB2 can be calculated, which is given in Table 3.3. It can be
seen that the inductor current is a function of phase shift ratio  and duty cycle D indicating
that any change in operation point can lead to a change of the peak current and RMS current
of switches. Therefore, the determination of a proper phase-shift ratio and the duty cycle is
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vital in minimizing the switching and conduction losses. The root-mean-square (RMS)
current of inductor LB2 for different operating cases is given in Table 3.4.

Table 3.3: Current of inductor LB2 for different values of duty cycle and phase-shift ratio.
Condition

|𝜽| < (𝟏 − 𝑫) < 𝟎. 𝟓

iLB2(t=t0-t1)

𝑉𝑜𝑢𝑡 𝑇𝑠
𝑡
(𝜃D − )
2𝐿𝐵2
𝑇𝑠

(𝟏 − 𝑫) < |𝜽| < 𝟎. 𝟓

𝑉𝑜𝑢𝑡 𝑇𝑠
(1
2𝐿𝐵2

|𝜽| < 𝑫 < 𝟎. 𝟓

𝑫 < |𝜽| < 𝟎. 𝟓

𝑉𝑜𝑢𝑡 𝑇𝑠
𝑡
(𝜃D − )
2𝐿𝐵2
𝑇𝑠

𝑉𝑜𝑢𝑡 𝑇𝑠
𝑡
(𝜃D − )
2𝐿𝐵2
𝑇𝑠

− 𝜃)(1 − 𝐷)

iLB2(t=t1-t2)

iLB2(t=t2-t3)

−

𝑉𝑜𝑢𝑡 𝑇𝑠
𝜃(1 − 𝐷)
2𝐿𝐵2

𝑉𝑜𝑢𝑡 𝑇𝑠
[−𝜃(1 − 𝐷)
2𝐿𝐵2
−𝐷+

iLB2(t=t3-t4)

𝑡
]
𝑇𝑠

𝑉𝑜𝑢𝑡 𝑇𝑠
𝜃𝐷
2𝐿𝐵2

𝑉𝑜𝑢𝑡 𝑇𝑠
𝑡
(𝜃D − )
2𝐿𝐵2
𝑇𝑠

−

𝑉𝑜𝑢𝑡 𝑇𝑠
𝜃(1 − 𝐷)
2𝐿𝐵2

𝑉𝑜𝑢𝑡 𝑇𝑠
[−𝜃(1 − 𝐷)
2𝐿𝐵2
−𝐷+

𝑡
]
𝑇𝑠

𝑉𝑜𝑢𝑡 𝑇𝑠
𝑡
(𝜃D − )
2𝐿𝐵2
𝑇𝑠
𝑉𝑜𝑢𝑡 𝑇𝑠
[−𝜃(1 − 𝐷)
2𝐿𝐵2
−𝐷+

𝑡
]
𝑇𝑠

𝑉𝑜𝑢𝑡 𝑇𝑠
𝜃𝐷
2𝐿𝐵2

−

𝑉𝑜𝑢𝑡 𝑇𝑠
𝐷(1 − 𝜃)
2𝐿𝐵2

𝑉𝑜𝑢𝑡 𝑇𝑠
[−𝐷(1 − 𝜃)
2𝐿𝐵2
−𝜃+

𝑡
]
𝑇𝑠

𝑉𝑜𝑢𝑡 𝑇𝑠
𝜃𝐷
2𝐿𝐵2

Figure 3.12 shows the normalized RMS current for different values of duty cycle and
phase-shift ratio, in which the base inductor current iLB2, named ILB2,base, is defined as
follows:
𝑖𝐿𝐵2,𝑏𝑎𝑠𝑒 =

𝑉𝑜𝑢𝑡 𝑇𝑆
𝐿𝐵2

(3-23)

From the inductor current iLB2 given in Table 3.4, the maximum current of switches can be
expressed as follows:
𝑖𝑠1,𝑚𝑎𝑥 = 𝑖𝐿𝐵1 (𝑡2 ) − 𝑖𝐿𝐵2 (𝑡2 )
𝑉𝑜𝑢𝑡 𝑇𝑠 𝜃(1 − D2 − 𝜃) 𝑉𝑜𝑢𝑡 𝑇𝑠 (1 − 𝐷)𝐷
=
+
2𝐿𝐵2
1−𝐷
2𝐿𝐵1
2
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(3-24)

𝑖𝑠2,𝑚𝑎𝑥 = −𝑖𝐿𝐵1 (𝑡4 ) + 𝑖𝐿𝐵2 (𝑡4 )
=

𝑉𝑜𝑢𝑡 𝑇𝑠 𝜃(D2 − D + 𝜃) 𝑉𝑜𝑢𝑡 𝑇𝑠 (1 − 𝐷)𝐷
+
2𝐿𝐵2
1−𝐷
2𝐿𝐵1
2

𝑖𝑠3,𝑚𝑎𝑥 = 𝑖𝐿𝐵2 (𝑡3 ) =

𝑉𝑜𝑢𝑡 𝑇𝑠
𝜃𝐷
2𝐿𝐵2

𝑖𝑠4,𝑚𝑎𝑥 = −𝑖𝐿𝐵2 (𝑡0 ) =

(3-25)

(3-26)

𝑉𝑜𝑢𝑡 𝑇𝑠
𝜃D
2𝐿𝐵2

(3-27)

Table 3.4: RMS Current of inductor LB2 for different operating cases.
Operating
Case

Condition

RMS Current of inductor LB2
𝑉𝑜𝑢𝑡 𝑇𝑠 𝜃 2 (3𝐷 − 3𝐷 2 − 𝜃)
√
2𝐿𝐵2
3

Case 1

|𝜃| < (1 − 𝐷) < 0.5

Case 2

(1 − 𝐷) < |𝜃| < 0.5

Case 3

|𝜃| < 𝐷 < 0.5

𝐼𝐿𝐵2,𝑟𝑚𝑠 =

𝑉𝑜𝑢𝑡 𝑇𝑠 𝜃 2 (3𝐷 − 3𝐷 2 − 𝜃)
√
2𝐿𝐵2
3

Case 4

𝐷 < |𝜃| < 0.5

𝐼𝐿𝐵2,𝑟𝑚𝑠 =

𝑉𝑜𝑢𝑡 𝑇𝑠 𝐷2 (3𝜃 − 3𝜃 2 − 𝐷)
√
2𝐿𝐵2
3

𝐼𝐿𝐵2,𝑟𝑚𝑠 =

𝐼𝐿𝐵2,𝑟𝑚𝑠 =

𝑉𝑜𝑢𝑡 𝑇𝑠 (1 − 𝐷)2 (3𝜃 − 3𝜃 2 + 𝐷 − 1)
√
2𝐿𝐵2
3

Figure 3.12: Normalized RMS current versus different phase-shift ratio and duty cycle.
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From Figure 3.3, it is apparent that the LVS and the HVS switches should withstand the
voltage of clamp capacitor VCc and VCo, respectively. Therefore, the voltage stress of power
switches can be obtained from Figure 3.3 and (6) as follows:
𝑉𝑠1 = 𝑉𝑠2 = 𝑉𝐶𝑐 =

𝑉𝐵𝑇
1−𝐷

𝑉𝑠3 = 𝑉𝑠4 = 𝑉𝑜𝑢𝑡 − 𝑉𝐶𝑐
3.3.5

(3-28)
(3-29)

ZVS Performance

Aside from the conduction loss, the switching loss is another concern to find the highefficiency operation region. ZVS soft-switching performance can be realized owing to the
PPSM control algorithm. As discussed in section B, case 1 is recognized as the low
inductance current region, which can be seen in Figure 3.13. In this part, the soft switching
performance in this region during scenario I is discussed. Note the ZVS soft-switching
performance in the scenario I is quite similar to that in scenario II, III, IV, and V. The
results and analytical procedure derived in this section are valid for the proposed converter
regardless of the operation modes.
The conditions to obtain ZVS performance of switches S1-S4 can be expressed by
𝑉𝑜𝑢𝑡 𝑇𝑠
𝜃D) < 0
2𝐿𝐵2

(3-30)

𝑉𝑜𝑢𝑡 𝑇𝑠
𝜃(1 − D)) > 0
2𝐿𝐵2

(3-31)

𝑖𝑠1 (𝑡0 ) = (𝑖𝐿𝐵1 (𝑡0 ) −
𝑖𝑠2 (𝑡2 ) = (𝑖𝐿𝐵1 (𝑡2 ) −
𝑖𝑠3 (𝑡1 ) = (−

𝑉𝑜𝑢𝑡 𝑇𝑠
𝜃(1 − D)) < 0
2𝐿𝐵2

𝑖𝑠4 (𝑡3 ) = (

𝑉𝑜𝑢𝑡 𝑇𝑠
𝜃D) > 0
2𝐿𝐵2
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(3-32)

(3-33)

The maximum and minimum inductor current iLB1 happens at t0 and t2, respectively, which
can be calculated by
𝑃𝐵𝑇 𝑉𝐵𝑇 𝐷𝑇𝑠 𝑉𝑜𝑢𝑡 𝑇𝑠 𝜃(2D − 2D2 − 𝜃) 𝑉𝐵𝑇 𝐷𝑇𝑠
−
=
−
𝑉𝐵𝑇
2𝐿𝐵1
2𝐿𝐵2
1−𝐷
2𝐿𝐵1

(3-34)

𝑃𝐵𝑇 𝑉𝐵𝑇 𝐷𝑇𝑠 𝑉𝑜𝑢𝑡 𝑇𝑠 𝜃(2D − 2D2 − 𝜃) 𝑉𝐵𝑇 𝐷𝑇𝑠
𝑖𝐿𝐵1 (𝑡2 ) =
+
=
+
𝑉𝐵𝑇
2𝐿𝐵1
2𝐿𝐵2
1−𝐷
2𝐿𝐵1

(3-35)

𝑖𝐿𝐵1 (𝑡0 ) =

According to (30), (31), (34), and (35), the soft-switching condition of switches S1 and
S2 is more rigorous than that of switches S3 and S4 due to the DC current injection of the
inductor LB1. Thus, ZVS turn-on performance of all switches can be satisfied once the
following conditions are met.
𝑉𝑜𝑢𝑡 𝑇𝑠 𝜃(𝐷 − 𝐷2 − 𝜃) 𝑉𝐵𝑇 𝐷𝑇𝑠
𝑖𝑠1 (𝑡0 ) =
−
<0
2𝐿𝐵2
1−D
2𝐿𝐵1
𝑖𝑠2 (𝑡2 ) =

𝑉𝑜𝑢𝑡 𝑇𝑠 𝜃(4𝐷 − 3𝐷2 − 𝜃)
>0
2𝐿𝐵2
1−D

(3-36)

(3-37)

From (36) and (37), it is apparent that the ZVS performance depends on the duty cycle,
the phase-shift ratio, the output voltage, the inductor LB2, and switching frequency.
Defining the base ZVS current IZVS,base as (Vout*Ts)/LB2, Figure 3.13 (a) and (b) show the
normalized ZVS current of switches S1 and S2, respectively. Note since the inductor LB1 is
employed to filter the input current ripple, it is assumed that the inductor LB1 is larger than
the inductor LB2, so LB1= 10 LB2. Another condition to achieve the ZVS performance is
that the energy stored in the inductance LB2 should discharge the output capacitor of switch
S1 to zero. Thus, the detailed ZVS condition of switch S1 can be derived as:
(𝑖𝐿𝐵2 (𝑡0 ))2 >

2
2𝐶𝑜𝑠𝑠 𝑉𝐶𝑐
+ (𝑖𝐿𝐵1 (𝑡0 ))2
𝐿𝐵2
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(3-38)

It can be seen that that the larger inductance LB2 and the smaller battery power PBT, the
easier switch S1 can obtain ZVS. As a conclusion, ZVS can be implemented for all the
switches for a wide operating range in this mode. It is noteworthy that the soft-switching
performance of switches in other modes can be ensured similarly.

(a)

(b)

Figure 3.13: Normalized ZVS current of switches versus different phase-shift ratio and
duty cycle. (a) Switch S1. (b) Switch S2.

3.3.6

Passive Component Selection

In this section, the design guide to choosing the inductors LB1 and LB2, and capacitors Caux,
CBT, CO, and CC are illustrated. The inductor LB1 works as a filter in the boost converter to
limit the battery current ripple, so it can be obtained as follows:
𝐿𝐵1 =

𝐷𝑇𝑆 𝑉𝐵𝑇
(∆𝐼𝐿𝐵1 )

(3-39)

The design of inductor LB2 is of paramount importance for the proposed converter since it
plays a critical role in the soft switching, the conduction losses, and the maximum
transferred power; so, more attention should be given to its selection. According to (36)
and (38), to realize the soft switching, the inductor LB2 should meet the following
conditions:
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𝐿𝐵2

𝐿𝐵2 >

𝜃(𝐷 − 𝐷2 − 𝜃)𝑉𝑜𝑢𝑡
>
𝐿𝐵1
(1 − D)D𝑉𝐵𝑇

(3-40)

2
2𝐶𝑜𝑠𝑠 𝑉𝐶𝑐
2
2
𝑉𝑜𝑢𝑡 𝑇𝑠 𝜃 2
2 − ((2D − 2D − 𝜃) − 𝐷𝐿𝐵2 ) )
(𝐷
2𝐿𝐵2
1−𝐷
𝜃𝐿𝐵1

(3-41)

It can be understood that the larger inductance LB2 is selected, the more possible softswitched turn-on operation can be realized. Nevertheless, according to (18), increasing LB2
shrinks the maximum transferred power.
Regarding the design of capacitors, it is assumed that the capacitors serve as a dc voltage
source and the voltage ripple on the capacitors should be limited in a reasonable range. The
capacitors can be determined by
𝑉𝑜𝑢𝑡 𝐷𝑇𝑆
𝑅𝑜𝑢𝑡 ∆𝑉𝐶𝑜

(3-42)

𝑉𝑜𝑢𝑡 (1 + 𝐷)𝑇𝑆
(1 − 𝐷)𝑅𝑜𝑢𝑡 ∆𝑉𝐶𝑐

(3-43)

𝐶𝑂 >
𝐶𝐶 >

𝐶𝑎𝑢𝑥 >

𝑉𝑜𝑢𝑡 𝑇𝑆
𝑅𝑜𝑢𝑡 ∆𝑉𝐶𝑎𝑢𝑥

(3-44)

∆𝐼𝐵𝑇 𝑇𝑆
8∆𝑉𝐵𝑇,𝑝𝑝

(3-45)

𝐶𝐵𝑇 >

Where TS is the switching period, ΔVCo is the voltage ripple on capacitor CO, ΔVCc is the
voltage ripple on capacitor CC, ΔVBT,pp is the voltage battery ripple, ΔVCaux is the voltage
ripple on capacitor Caux, ΔIBT is the ripple current of the battery.
3.3.7

Control Scheme

As previously discussed, keeping the balance between the battery and FC while
maximizing the utilization of FC power is the main aim of the power management of the
proposed FC-battery system. The block diagram of designed control scheme is depicted in
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Figure 3.14 (a), including battery charging and discharging control and load voltage
control. As exhibited in Figure 3.14 (b), utri1 and utri2 represent the two carrier signals, D
is the duty-cycle of switches S1 and S3 and regulated by control voltage VD, and  is the
phase shift ratio between Vtri1 and Vtri2, and TS is the switching period. To balance the
power and voltage between battery and FC, duty-cycle D is applied as one of the control
freedoms, while the phase shift ratio  is employed as the second control freedom to
regulate the voltage and power between FC and load. Based on the operation principles of
stacked TPTLC, the equivalent circuit between the battery and FC is an ABHB converter,
and the equivalent circuit between the FC and load is a noninverting bidirectional buckboost converter. In other words, the FC resembles the output of the ABHB converter and
input of noninverting bidirectional buck-boost converter, implying the load and the battery
is decoupled by the FC.
The modulation scheme depicted in Figure 3.14 (b) allows the independent control of
ABHB converter and noninverting bidirectional buck-boost converter. Since the battery
voltage is constant, the output voltage can be regulated by a voltage-mode control loop.
The sign of phase-shift ratio  indicates the power flow direction. The positive and negative
values indicate the power flow from LVS to HVS and from HVS to LVS, respectively.
Due to the symmetrical performance of converter in Scenarios I and III, seamless power
flow can be obtained by adopting PPSM. Battery charging and discharging control is
designed such that constant current and constant voltage charging are implemented. To
avoid over discharging the battery, a discharge controller is used to cease operating the
load by adjusting the phase shift ratio to be zero.
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(a)
(b)
Figure 3.14: Control scheme: (a) control block diagram of proposed converter, (b)
modulation scheme.
3.4 Comparison of The Proposed Stacked TPTLC and Other Converters
While considering the state-of-the-art TPC topologies, a close look at the proposed
converter and comparing it with other converters is of great importance because it provides
invaluable information on different aspects of TPCs for various applications. A comparison
between the proposed stacked TPTLC, nonisolated converters introduced in [18], [20],
[24], partially-isolated converter introduced in [6], and isolated converter introduced in
[11] is presented in Table 3.5. It is noteworthy to mention that each TPC DC-DC converter
topology has its own merits and demerits; therefore, there are no specified selection criteria
to choose any specific topology for any particular application. However, these topologies
can be compared under particular characteristics, such as the number of components
including the switch, diode, inductor, and transformer, control technique, voltage stress of
switches, and efficiency. The comparison is made only on the bases of simple synthesized
topology. Control schemes and extra cells added to achieve additional benefits are not
taken into account in this comparison.
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Regarding the soft switching operation, all the switches in these converters can achieve
it, except the non-isolated converters cited in [20] that suffers from hard switching
operation of the switch and reverse-recovery problem of the diode, leading to high
switching losses. The proposed converter offers the soft-switching performance for a wide
range of operation points. Among these converters, the partially-isolated converter
introduced in [6] has the least number of switches. However, since the diode rectifier is
employed in the output stage, the power cannot flow from the output to the sources; so,
operating in scenario III is not possible.
Looking at the recent works, the classic PWM is used in the most nonisolated converters
such as converters introduced in [18], [20], and [24]; but, the duty cycle is the only
parameter to regulate the voltage and power flow, which imposes challenges on the
independent control of power and voltage. In the partially-isolated converter introduced in
[6], a combination of pulse frequency modulation (PFM) and PWM is used to provide the
independent voltage regulation of output and battery. Nevertheless, the design of passive
components is an implementation hurdle due to the interdependence of their impedance
and frequency. Moreover, the voltage regulation range for this converter is narrow.
Adopted in the proposed converter and the isolated converter introduced in [11], PPSM
control scheme is an attractive solution for hybrid renewable energy systems that enables
control of power and voltage by employing phase-shift ratio and duty-cycle, respectively.
Nevertheless, a high number of switches in the isolated converter introduced in [11]
complicates the control scheme, diminishes the overall system efficiency, and increases the
cost. Even though the total semiconductor count in both proposed converter and the
nonisolated converter introduced in [20] is the same, the bidirectional power flow for all
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three ports is feasible only in the proposed converter. To sum up, compared to other
converters, the proposed converter offers the main features of TPCs with a smaller number
of semiconductors as well as the fewer magnetic cores; therefore, it can be a preeminent
option for applications that size is a critical parameter. The stacked configuration provides
high voltage gain with reduced voltage stress across the switches, providing the conditions
to employ the switches with smaller on-resistance RDS(ON) that results in higher efficiency.

Table 3.5: Comparison study between the proposed converter and other TPCs.

Specification

No. of
switches
No. of diodes
No. of
transformer
No. of
inductors
Boost voltage
gain (Vo/Vin1)
Voltage stress
of switches
Control
technique

Non-isolated

Non-isolated

Partially-

Converter

Converter

isolated

[18]

[24]

converter [6]

Isolated

Proposed

converter [11]

Converter

2

14

4

4

0

0

1

2

0

1

2

2

1/(1-D)

N/(1-D)

𝑁𝐷(1 − 𝐷)𝑅𝐿
𝐿𝑓 𝑓𝑆

2/(1-D)

0.5Vout

Vout

Vout

𝑉𝑜𝑢𝑡 𝐿𝑓 𝑓𝑆
𝑁𝐷(1 − 𝐷)𝑅𝐿

0.5Vout

PWM

PWM

PWM+ PFM

PPSM

PPSM

1

3

2

3

3

Yes

Yes

Yes

Yes

Yes

3
3
0

4

2/(1-D)

6

0
0

2

No. of ports
with
bidirectional
power flow
capability
Soft
switching
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3.5 Loss Analysis and Experiment Verification
In this section, the experimental verification of a 1kW prototype of the stacked TPTLC
PWM plus phase-shift modulated converter are given to prove the theoretical analysis and
operation principle of the proposed converter. The design specifications for the prototype
are illustrated in Table 3.6.
Table 3.6: Design specifications.
Parameters

Value

Battery voltage VBT

50-100 V

Output voltage Vout

400 V

Output power Pout

1000 W

Switching frequency fs

100 kHz

Switches

GS66516T (650 V, 60 A, RDS(ON) of 25 mΩ)

Inductor LB1

300 uH

Inductor LB2

10 uH

Auxiliary capacitor Caux

DCP4I052006JD2KSSD (WIMA, 20 uF, 600 V)

Battery port capacitor CBT

C4AEGBW6100A3NJ (KEMET, 100 uF, 450 V)
DCP4I052006JD2KSSD (WIMA, 20 uF, 600 V)

Output capacitor (CC and CO)
in parallel with C5750X6S2W225K250KA (TDK, 2.2 uF, 450 V)

3.5.1

Loss Analysis of the Proposed Stacked TPTLC

Referring to Figure 3.3 (e) and [33], the equations for calculating the loss can be obtained.
Table 3.7 gives the loss equations for key components, including the switching and
conduction losses of switches, core and conduction losses of magnetic cores.
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Since all cores have been selected from Micrometal Inc. with relative permeability of
r=35, the core loss of the inductors can be calculated by multiplying core volume Ve with
core loss density Pe. For this permeability, core loss consumed in unit volume Pcv has been
provided by Micrometal Inc. with the equation given in Table 3.7 [34]. In Table 3.7, fs is
the switching frequency, Qgate is the total gate charge and Vd is the drive voltage, which in
case of SI8261BAC is 6.8V, B is the peak AC flux density, RESR is the equivalent series
resistance of the inductor, and the coefficients a, b, c and d can be derived from datasheet.
In this equation, four coefficients (a, b, c, and d) needed to describe the material,
determined by “best fitting” measured data from core loss graph given by manufacturer.
This model in this equation will be referred to as the Oliver model [35]. In this study, due
to ZVS performance, the capacitive switching loss as well as the loss of capacitor is not
considered. To calculate the switching loss for GaN devices, simulation using LTSpice
model by the manufacturer is beneficial. The double pulse simulation model can precisely
estimate the turn-on and turn-off losses. The turn-on loss and the turn-off loss under
different drain-source voltages for GaN eHEMT GS66516T from GaN Systems can be
obtained.
Table 3.7: Loss equations for key components.
Parameters

Value
2
𝑃𝐶 = 𝑅𝐷𝑆(𝑜𝑛) 𝐼𝑆,𝑟𝑚𝑠

Conduction loss
Switches (S1-S4)

By integrating the product of the voltages and

Switching loss

currents using double pulse test circuit
𝑃𝐺 = 𝑉𝑑 𝑄𝑔𝑎𝑡𝑒 𝑓𝑠

Gate drive loss
Inductors

𝑃𝑣 =

Core loss

(LB1 and LB2)

𝑓𝑆
+ 𝑑 ∗ (𝑓𝑆2 𝐵2 )
𝑎
𝑏
𝑐
+
+
𝐵3 𝐵2.3 𝐵1.65
2
𝑃𝑊 = 𝑅𝐸𝑆𝑅 𝐼𝐿,𝑟𝑚𝑠

Winding loss
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For the purpose of clarification, the loss breakdown for two scenarios I and III feeding full
load using the equations given in Table 3.7 is presented in Figure 3.15. The theoretical
efficiency for scenario I and III during feeding full load are 98.5 % and 98.4%, respectively.
It can be concluded that, due to using GaN switches and ZVS performance, the switching
and conduction loss in the proposed converter is decreased compared to its hard-switched
silicon-based counterparts. So, smaller heat-sink can be used for the proposed converter
leading to higher power density.

(a)

(b)

Figure 3.15: Loss breakdown for different scenarios under full-load condition. (a) Fullload Pout=1 kW, VBT=100 V, = and D=0.53 in scenario I. (b) Full-load Pout=1 kW,
VBT=100 V, = − and D=0.53 in scenario III.
3.5.2

Experimental Results

A 1 kW prototype of proposed TPTLC converter was implemented to verify the theoretical
analysis and simulation results. The design specifications and the components used in the
prototype are given in Table 3.6. Developments in wide band-gap semiconductor devices,
especially GaN switches, have enabled the power converters operation at a higher
frequency, higher efficiency, temperature, and voltage. Due to the attractive characteristics
of GaN devices such as small on-resistance RDS(ON), zero reverse recovery charge, high
switching frequency, and high temperature operation, they are the most promising
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competitors to replace different silicon-based DC/DC converters. Many EV manufacturers
are migrating their converter designs to GaN to take advantage of this new semiconductor.
In the experimental setup, the FC source was emulated by XR375-15.9 Programmable DC
MAGNA power supply, and a HO 50-S current sensor is used for measuring the FC current.
In this part, to evaluate the voltage regulation and steady-state performance of the
proposed converter, some experimental results for different scenarios I –IV are presented,
shown in Figure 3.16-Figure 3.20, respectively. The results of converter performance at
full load 1 kW for scenario I are shown in Figure 3.16. The output voltage Vout, battery
voltage, and voltage across capacitors Cc and Co are shown in Figure 3.16 (a). It can be
seen that the voltage ripple of Vout and VCc and VCO is small enough confirming the design
of related capacitors. The gate-source pulses of the switches are illustrated in Figure 3.16
(b). There is no voltage ringing caused by parasitics in the gate pulses, implying the design
of gate driving circuit in PCB layout is carried out correctly. To study ZVS performance,
the gate signals and voltage stress across switches S1, S3, S4, and S2 are shown in Figure
3.16 (c), (d), (e), and (f), respectively. The voltage stress of all switches is 200 V, which is
half of the output voltage, thus enabling use of low voltage switches with low conduction
resistance RDS(ON). The voltage spike on switch S2 is more than other switches, which is 20
V (about 10%), meaning that low parasitic inductance is achieved by optimizing the PCB
layout design. The converter performance at battery voltage 100 V and output power 1 kW
is investigated from an efficiency viewpoint. As discussed in Section III, the soft-switching
condition of switches S1 and S2 is more rigorous than that of switches S3 and S4. So, the
soft-switching performance of switches S1 and S2 is evaluated in this part. Figure 3.16 (c)
and (f) illustrate the detailed turn-on instant for the switch S1 and S2 at full load,
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demonstrating the voltage across the switch becomes zero before the gate pulse is applied
that implies ZVS is realized. Also, soft-switching performance of switches S3 and S4 is
presented in Figure 3.16 (d) and (e). The results of converter performance for battery
voltage 50 V at different loads 100, 500, and 1000 W are depicted in Figure 3.17 (a), (b),
and (c), respectively, including the inductor current iLB1 and iLB2, and the voltage across
switches Vab and Vcb. Figure 3.17 (d), (e), and (f) show the current and voltage waveforms
for battery voltage 75 V at different loads 100, 500, and 1000 W, respectively.

(a)

(b)

(c)

(d)

(e)

(f)

Figure 3.16: Experimental results during scenario I at full-load condition when VBT =
100 V, Vout = 400 V, PO = 1 kW, = and D=0.53. (a) Gate-source voltage of
switches. (b) drain-source voltage of switches S1 and S2 (c) gate-source and drain-source
voltage of switch S1. (d) gate-source and drain-source voltage of switch S4. (e) gatesource and drain-source voltage of switch S4. (f) gate-source voltage of switch S1 and
inductor current iLB1 and iLB1.
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(a)

(b)

(c)

(d)

(e)

(f)

(g)

(h)

(i)

Figure 3.17: Experimental results during scenario I for different battery voltage and
output power VFC = 175.7 V and Vout = 400 V. (a) VBT = 50 V and Pout = 100 W. (b)
VBT = 50 V and Pout = 500 W (c) VBT = 50 V and Pout = 1000 W. (d) VBT = 75 V and
Pout = 100 W. (e) VBT = 75 V and Pout = 500 W. (f) VBT = 75 V and Pout = 1000 W. (g)
VBT = 100 V and Pout = 100 W. (h) VBT = 100 V and Pout = 500 W. (i) VBT = 100 V
and Pout = 1000 W.

The results of converter operation for battery voltage 100 V at different loads 100, 500,
and 1000 W are illustrated in Figure 3.17 (g), (h), and (i), respectively. As shown in Figure
3.2, the voltages Vab and Vcb imply the voltage stress across switches. When the gate-pulse
of switch S1 is applied, Vab should be equal to -VFC, which is about 180 V shown in Figure
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3.17. Otherwise, the voltage Vab is zero. During the conduction of switch S3, Vcb is zero,
and during the conduction of switch S4, Vcb should be equal to VCo, which is about 220 V
as shown in Figure 3.17. It is noteworthy to mention that the current ripple of battery is in
the acceptable range confirming that the design of inductor LB1 is precise. The operation of
proposed converter under full-load condition in scenario III is shown in Figure 3.18, which
is in the line with the theoretical analysis. Figure 3.18 (a) depicts the gate pulses of
switches, indicating the phase-shift between the gate pulse of switches S1 and S3 is 1us and
the duty-cycle is 0.53. The gate pulse and voltage stress across the switches S1, S2, and S3
are shown in Figure 3.18 (b), (c), and (d), respectively. These figures provide evidence that
the soft switching at turn-on instant is achieved in scenario III. The inductor current iLB1
and iLB2, and the gate signal of switch S1 and S3 are shown in Figure 3.18 (e). There is
perfect agreement between the theoretical analyses discussed in the previous section and
the experimental results shown in Figure 3.18 (e). As expected, the experimental results
shown in Figure 3.18 (e) prove that the inductor current iLB2 is flat since the voltage of
capacitors CC, CO, and Caux are equal. The battery voltage VBT, the voltage of output
capacitors VCo and VCc, and output voltage Vout are demonstrated in Figure 3.18 (f). The
results of converter performance during scenarios II and IV are demonstrated in Figure
3.19. The gate pulse, drain-source voltage of switch S1 and the inductor current iLB1 are
depicted in Figure 3.19 (a). As shown in Figure 3.19 (a), the voltage stress of switch S1 is
176 V, which is equal to the FC voltage. The generated power of FC stack (P FC=1020 W)
is more than the power demanded by load (Pout=1000 W); so, the battery is charged by the
surplus power. Figure 3.19 (b) shows the gate voltage of switch S1 and S3, and the battery
voltage VBT =70 V when the FC voltage is VFC = 176 V and the duty cycle is 0.62. The

73

voltage stress of switches is limited to the voltage of clamp capacitor. The experimental
results also clearly substantiate that the control scheme is working properly in all operating
scenarios.
To evaluate the dynamic behavior of stacked TPTLC, a test was conducted. The battery
voltage, the output voltage, and current iLB1 under power flow change are illustrated in
Figure 3.20. A lithium iron phosphate battery with nominal voltage of 100 V is connected
to the LVS port to test the performance of the converter in transition between scenario I
and III. From Figure 3.20 (a) and (b), it can be concluded that the power flow change is
carried out smoothly from scenario I to III and vice versa.

(a)

(b)

(c)

(d)

(e)

(f)

Figure 3.18: Experimental results during scenario III at full load when D=0.53,
= − VBT = 100 V, VDC = 400 V, PO = 1000 W. (a) Gate pulse of switches. (b) gatesource and drain-source voltage of switch S1. (c) gate-source and drain-source voltage
of switch S2. (d) gate-source and drain-source voltage of switch S3. (e) gate-source of
switches S1 and S3, inductor current iLB1 and iLB1. (f) Battery voltage, output voltage,
voltage across capacitors Co1 and Co2.
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(a)
(b)
Figure 3.19: Experimental results during scenario II and IV (VBT = 70 V, VFC = 175.7
V, PO = 1000 W, and D=0.6). (a) Gate-source voltage of switches. S1 and S2 and inductor
current iLB1 during Scenario II when PFC=1020 W. (b) Battery voltage and gate-source
voltage of switches S1 and S3 during scenario IV.

Figure 3.20 (c) shows the transient characteristics during a step increase in the load while
the battery voltage is 50 V. It can be seen that at the instant of the step increase in load, Iout,
Vout dropped in response to abrupt increase in Iout. Before the load variation, the converter
was working in Scenario II. After the step variation in the load, the converter enters
Scenario I. It can be observed from figure that the output voltage is maintained at 400 V
while the load is changed. The measured efficiency for different scenarios is depicted in
Figure 3.21 (a). The maximum experimental efficiency happens at 600 W during Scenario
IV, which is 97.9%. The experimental efficiency at full load condition in scenarios I-IV
are 97.5%, 97.6%, 97.5%, and 97.7%, respectively. The efficiency comparison among the
proposed converter working in scenario I, converter in [11], converter in [14], and
converter in [18] are given in Figure 3.21 (b). By providing fewer passive components
involving in the power conversion, the proposed converter provides higher efficiency. The
developed prototype is shown in Figure 3.22.
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(a)

(b)

(c)

Figure 3.20: Experimental results under transition when Vout= 400 V and Pout=
1000 W. (a) Transition from scenario I to scenario III (VBT=100 V). (b)
Transition from scenario III to scenario I (VBT=100 V). (c) Measured transient
response characteristics during the stepped load change conditions. (VFC =175.8,
PFC= 990 W, and VBT=50 V).

(a)

(b)
Figure 3.21: Efficiency curves. (a) efficiency curves for different scenarios. (b)
Efficiency comparison between the proposed converter and other recent TPCs.
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Figure 3.22: Laboratory prototype of the Stacked TPTLC.
3.6 Conclusion
A multiport converter is recognized as being a key enabling technology for fuel cell electric
vehicle to interface the renewable energy source with the load and the battery. In this
chapter, a family of TPTLC for hybridizing of renewable energy sources is introduced
which features simple topology, low voltage stress across switches, and ZVS performance
for wide load variation. It also inherits the salient advantages of the conventional ABHB
converter in terms of the lower number of components, small size, and weight. The
proposed stacked TPTLC is taken as an example to investigate the correctness of the
proposed concept, which has different operation scenarios based on the output power of
FC and the state of the charge of battery. In the stacked TPTLC, a high voltage gain is
achieved without using the transformer, which results in significantly reduced cost and size
of the system. The RMS current of inductance and the boundary condition of the phaseshift controller in different operation scenarios are analyzed to find the low-conductionloss operation mode. A control system comprised of PWM and phase-shift controlled
algorithm is proposed, which provides a solution to simultaneously regulate the voltage of
different ports and control the power flowing between ports. Finally, a laboratory prototype
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of proposed stacked TPTLC using GaN switches was developed to validate the proposed
concept experimentally.
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Chapter 4

Design and Implementation of a GaN-Based, Modular, PWM-

Controlled Quasi-Resonant, Bidirectional DC/DC Converter Using GaN
Switches for EV Application
4.1 Introduction
A modular quasi-resonant bidirectional (MQRB) dc-dc converter composed of half-bridge
gallium nitride modules (HBGM) with reduced switch voltage stress is proposed in this
chapter. The suggested configuration takes advantage of enhancement-mode gallium
nitride (eGaN) switches regarding their small on-resistance RDS(on), low gate charge, and
fast switching speed to improve both efficiency and power density. By using an auxiliary
capacitor, a resonant circuit is formed to shape the current and voltage so that zero-voltageswitching (ZVS) at turn-on instant is achieved. Since the switching loss dominates the
power losses in high-frequency dc-dc converters, the soft-switching performance leads to
a noticeable reduction in the total loss; so, the operating temperature will decrease, and
consequently, size of the heatsink will be reduced. The main performance issue of adopting
GaN switches in the bidirectional dc-dc converter is the high voltage stress of GaN devices,
which is handled by connecting the HBGM in the active-clamped stacked configuration,
as well as optimizing printed circuit board (PCB) layout design. Finally, a 1 kW, 600 V
laboratory prototype operating at 100 kHz, along with some simulation scenarios, are
carried out to validate the proposed concept of modularity.
4.2 Proposed converter and its Operation Principle
The basic unit of proposed MQRB dc/dc converter is comprised of the half-bridge GaN
module, which is shown in Figure 4.1. Symbols are defined as follows: filter inductors LB,

79

resonant inductor Lr, Cin the energy storage/filter capacitor of the battery side, power
switches SM, SC, SL, SH, resonant capacitor Cr, and output capacitors CO1 and CO2.VDC
denotes the voltage of DC-link, which is equal to the summation of the voltage of output
capacitors, VCo1 + VCo2. In Figure 4.4.1, the battery is emulated by a voltage source VBT.
Also, the DC-link is modeled as an ideal voltage source VDC. Indeed, two HBGMs are
connected by an auxiliary capacitor Cr forming a resonant circuit with inductor Lr. The
output capacitors CO1 and CO2 work as the clamp capacitors to confine the voltage stress of
switches. In the battery side, a filter inductor LB is used to decrease the current ripple. iLB
and iLr are the currents through filter inductor and resonant inductor, respectively. In this
converter, the duty cycle D of switches SM and SL is the same, which is the control variable
to adjust the voltage of battery and DC-link, and it can vary from 0 to 1. Asymmetrical
complementary PWM switching technique is used for switch SC and SH.
Figure 4.4.2 shows the generalized structure of proposed MQRB dc/dc converter for highpower and high-voltage applications. This topology is composed of “P” groups of HBGMs
connected in parallel at the battery side to reduce the input current ripple, and “S” groups
of HBGMs that are placed in series at the DC-link side to increase the output voltage.

Figure 4.1: The single-phase version of proposed MQRB converter as a building block
for multiphase MQRB converter.
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Figure 4.2: General configuration of the proposed MQRB converter for high-voltage
and high-power applications.

To reduce the current stress of series-connected modules, each of the S groups of
HBGMs also is composed of “P” parallel connected HBGMs. Modular characteristic gives
the designer flexibility in selection of switches according to the desired output power and
voltage level.
Fundamentally, there are two performance modes in EV application according to the
power flow direction: forward mode and backward mode. To simplify the analysis of the
converter operation modes, the following reasonable assumptions are made:
1) The power switches are considered ideal, and their anti-parallel diodes and parasitic
capacitors are overlooked.
2) The capacitors Cin, Co1, and Co2 are so large that the voltage of these capacitors can
be estimated constant throughout the switching period.
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4.2.1

Forward Mode

The operation intervals and the key waveforms during forward mode are shown in Figure
4.4.3 and Figure 4.4.4, respectively. Ro represents the resistive load in forward mode. As
shown in Figure 4.4.4, there is time delay between the rising edge of driving signal of
switches SM and SL, which is defined as D1TS. Also, the time-delay between the gate pulse
of switches SC and SH is defined as D2TS. As shown in Figure 4.4, there are four operation
intervals during one switching period TS, which are thoroughly explained as follows.
Interval 1 (t0-t1): In this interval, switch SM is conducting the current in the negative
direction. Indeed, the anti-parallel diode is conducting the current; so, the ZVS soft
switching can be achieved when the gate pulse is applied before the current of SM gets
positive, shown in Figure 4.3 (a). Also, the inductor current iLr is flowing through antiparallel diode of switch SH. The output capacitors CO1 and CO2 limit the voltage stress of
switch SC and SL owing to the clamp circuit. Meanwhile, the battery energy is being stored
in the filter inductor LB during this interval.
𝑉𝐵𝑇
(𝑡 − 𝑡0 ) + 𝑖𝐿𝐵 (𝑡0 )
𝐿𝐵

(4-1)

𝑉𝐶𝑟,𝑚𝑖𝑛 − 𝑉𝐶𝑂1 − 𝑉𝐶𝑂2
(𝑡 − 𝑡0 ) + 𝑖𝐿𝑟 (𝑡0 )
𝐿𝑟

(4-2)

𝑖𝐿𝐵 (𝑡) =
𝑖𝐿𝑟 (𝑡) =

Interval 2 (t1-t2): This interval begins when the gate pulse of switch SL is applied. It should
be noted that ZVS performance of switch SL is realized naturally since the current was
flowing through its antiparallel diode. As depicted in Figure 4.3 (b), a resonant circuit
including the resonant inductor Lr and auxiliary capacitor Cr is established. The current and
voltage during this mode are defined by the following equations:
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𝑖𝐿𝑟 (𝑡) =

𝑉𝐶𝑟 − 𝑉𝐶𝑂1
sin(𝜔𝑟 (𝑡 − 𝑡1 ))
𝑍𝑟

(4-3)

𝑣𝐶𝑟 (𝑡) = (𝑉𝐶𝑟,𝑚𝑖𝑛 − 𝑉𝐶𝑜1 ) [cos(𝜔𝑟 (𝑡 − 𝑡1 )) − 1] +𝑣𝐶𝑟 (𝑡1 )

(4-4)

Where
𝑣𝐶𝑟 (𝑡1 ) = 𝑉𝐶𝑟,𝑚𝑖𝑛 − 𝑉𝐶𝑂1,

, 𝑍𝑟 = √

𝐿𝑟
𝐶𝑟

𝑎𝑛𝑑, 𝜔𝑟 =

1
√𝐶𝑟 𝐿𝑟

Interval 3 (t2-t3): This interval begins when the gate signal of switch SM ends. Since the
inductor current cannot change suddenly, it goes through the anti-parallel diode of switch
SC, illustrated in Fig3(c). As a result, ZVS performance of switch SC is ensured. The energy
stored in the boost inductor LB is transferred to the output capacitor CO1. Similar to the
second interval, a resonant circuit composed of auxiliary capacitor Cr and inductor Lr is
formed.
𝑉𝐵𝑇 − 𝑉𝐶𝑂1
(𝑡 − 𝑡2 ) + 𝑖𝐿𝐵 (𝑡2 )
𝐿𝐵

(4-5)

𝑉𝐶𝑟,𝑚𝑎𝑥 − 𝑉𝐶𝑂2
sin(𝜔𝑟 (𝑡 − 𝑡3 ))
𝑍𝑟

(4-6)

𝑖𝐿𝐵 (𝑡) =
𝑖𝐿𝑟 (𝑡) =

𝑣𝐶𝑟 (𝑡) = (𝑉𝐶𝑟,𝑚𝑎𝑥 − 𝑉𝐶𝑂2 ) [cos(𝜔𝑟 (𝑡 − 𝑡3 )) − 1] +𝑣𝐶𝑟 (𝑡3 )

(4-7)

Interval 4 (t3-t4): This interval starts when the switch SL turns off, and the gate signal of
switch SH is applied. As depicted in Figure 4.3 (d), the current of resonant inductor iLr is
positive, and the ZVS performance at turn-on instant is realized for switch SH. The voltage
stress of switches SM and SL are limited to the voltage of VCO1 and VCO2, respectively.
4.2.1

Backward Mode

The operation intervals of backward mode are similar to those of forward mode, except
there is a delay between the switches SM and SL, which is defined as D3TS. The operation
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intervals and the key waveforms are shown in Figure 4.5 and Figure 4.6, respectively. The
backward mode includes four operation intervals in one switching period TS, which are
thoroughly described as follows.
Interval 1 (t0-t1): This interval starts when the gate pulse of switches SC and SH are removed,
and the current flows through the switches SM and SL in the negative direction.

(a)

(b)

(c)

(d)

Figure 4.3: Different operation intervals during forward mode. (a) Interval 1; (b)
Interval 2; (c) Interval 3; (d) Interval 4.

The ZVS soft switching can be obtained when the gate pulse is applied before the current
of SM gets positive, shown in Figure 4.5 (a). Also, the inductor current iLr is going through
anti-parallel diode of switch SL. Meanwhile, the battery has been charged by the energy
stored in the filter inductor LB during this mode.
Interval 2 (t1-t2): In this interval, the resonant inductor current reverses while it is flowing
through the switches SM and SL. To obtain the ZVS performance of switch SL, the gate
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pulse should be applied before this interval. As depicted in Figure 4.5 (b), a resonant circuit
including the resonant inductor Lr and auxiliary capacitor Cr is established.

Figure 4.4: The key waveforms in forward mode.

Interval 3 (t2-t3): As shown in Figure 4.5 (c), this interval begins when the gate signal of
switches SM and SL are removed. Since the inductor current cannot change suddenly, it
goes through the anti-parallel diode of switches SM and SH. As a result, ZVS performance
of switch SH can be ensured as long as its gate pulse is applied before reversal of inductor
current iLr. The energy stored in the boost inductor LB is transferred to the battery.
Interval 4 (t3-t4): At the beginning of this interval, the gate pulse of switch SC is applied,
displayed in Figure 4.5 (d). It indicates that the ZVS performance at turn-on instant is
obtained for switch SC. The voltage stress of switches SM and SL are limited to the voltage

85

of VCO1 and VCO2, respectively. Similar to the second mode, a resonant circuit composed
of auxiliary capacitor Cr and inductor Lr is created.

(a)

(b)

(c)

(d)

Figure 4.5: Different operation intervals during backward mode. (a) Interval 1; (b)
Interval 2; (c) Interval 3; (d) Interval 4.

Figure 4.6: The key waveforms in backward mode
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4.3 Steady-State Analysis
Since the capacitance Cin, Co1 and Co2 are large enough, the input and output voltage can
be regarded as constant in the steady-state analysis.
4.3.1

Voltage Gain (M)

The DC-link voltage is defined by:
𝑉𝐷𝐶 = 𝑉𝐶𝑜1 + 𝑉𝐶𝑜2

(4-8)

Regarding the voltage-second balance on the inductor LB, the output voltage VCo1 can be
expressed by
𝑉𝐶𝑜1 =

1
𝑉
1 − DF 𝐵𝑇

(4-9)

Where DF is the duty cycle of main switch SM. By applying the voltage-second balance on
the inductor Lr, the dc-link voltage can be obtained by
VDC =

2
V
1 − D𝐹 + D1 + D2 BT

(4-10)

Indeed, (DF-D1-D2) ×TS is the time interval that the output capacitors are being charged by
the inductor current iLr. The DC-link voltage can be rewritten as
VDC =

2
V − ∆𝑉
1 − D𝐹 BT

(4-11)

From (8), (9) and (11), the output voltage VCo1 and VCo2 can be defined by
𝑉𝐶𝑜2 =

1
𝑉 − ∆𝑉
1 − 𝐷 𝐵𝑇

(4-12)

Since the average currents of output switches SL and SH are equal with the output current,
the DC-link current can be written as follows:
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𝑇𝑟
4

𝐼𝑆L,𝑎𝑣𝑔 = 𝐼𝑆𝐻,𝑎𝑣𝑔 =

𝑉𝐷𝐶
2
√𝐶𝑟 sin(𝜔𝑟 𝑡)
= ∫ (𝑉𝐶𝑟,𝑚𝑖𝑛 − 𝑉𝐶𝑂1 )
. 𝑑𝑡
R𝑜
𝑇𝑆
√𝐿𝑟

(4-13)

0

Where Ro represents the resistive load in forward mode. From (13), the maximum and
minimum voltage of auxiliary capacitor can be calculated by
VCr,min ≈ VCo1 −

VDC
2fS R 𝑜 Cr

(4-14)

VCr,max ≈ VCo1 +

VDC
2fS R 𝑜 Cr

(4-15)

Where fs is the switching frequency. Regarding the voltage-second balance on the inductor
Lr, the duty cycle D1 + D2 can be defined by

𝐷1 + 𝐷2 =

𝑓
2(1 − 𝐷𝐹 )( 𝜔𝑆 ) sin(𝜔𝑟 /2𝑓𝑆 ) cos ((𝐷𝐹 − 0.5)𝜔𝑟 /𝑓𝑆 )
𝑟

𝑉
2𝐶𝑟 𝑅𝑜 𝑓𝑆 (𝑉𝐵𝑇 ) + (1 − 𝐷𝐹 )
𝐷𝐶

(4-16)

From (10) and (16), the relation between the battery voltage and DC-link voltage in
forward-mode can be written as follows:
𝑓𝑆
𝜔𝑟
2
𝑉𝐷𝐶 𝐴(1 − 𝐶) + √(𝐴(1 − 𝐶) + 4𝐴𝐵𝐶(𝐴 + 2( 𝜔 𝑟 ) sin( 2𝑓𝑆 )
𝑀=
=
𝑓
𝜔
𝑉𝐵𝑇
𝐴𝐵(𝐴 + 2(𝜔𝑆 ) sin( 𝑟 )
2𝑓𝑆
𝑟

(4-17)

𝜔

Where A=1-DF, B= cos ((0.5 − 𝐴) 𝑓 𝑟 , and C=𝐶𝑟 𝑅𝑜 𝑓𝑆
𝑆

The ideal and actual voltage gain of the single-phase MQRB is illustrated in Figure 4. 7(a).
The ideal voltage gain of the MQRB converter shown in Figure 4. 3 can be defined by
𝑀=

𝑉𝐷𝐶
𝑆+1
=
𝑉𝐵𝑇 1 − 𝐷𝐹
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(4-18)

Where S is the number of series connected HBGMs. Figure 4. 7(b) shows the voltage gain
of the MQRB converter in forward mode as a function of the duty-cycle (DF) with different
values of P and S. It can be seen that the voltage gain increases with the increase in P and
S. The voltage stress of switches for the structure shown in Figure 4. 3 can be obtained by
𝑉𝑠𝑡𝑟𝑒𝑠𝑠 =

𝑉𝐷𝐶
𝑆+1

(4-19)

From (18), it is clear that as the number of series modules (S) increases the voltage gain of
proposed converter increases. The proposed converter can increase the voltage gain
without using any transformer, resulting in higher power density. Aside from voltage gain,
the proposed configuration helps to reduce the voltage stress of switches, which enables
the designer to employ switches with smaller drain-source resistance RDS(on) leading to
higher efficiency.

(a)

(b)

Figure 4.7: Voltage gain characteristics for different number of modules and dutycycle. (a) Voltage gain of single-phase MQRB. (b) Voltage gain of MQRB.
4.3.2

Voltage and current stress of switches

Due to the active clamp configuration, the voltage across switches is limited to the voltage
of output capacitors CO1 and CO2; so, the voltage stress can be defined by (19).
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Turn-off current, maximum current, and root-mean-square (RMS) current of each switch
are given in Table 4.1. The RMS current of switches for different duty-cycle and the
resonant ratio (Tr/Ts) is presented in Figure 4.8. Interestingly, for the same resonant ratio,
the RMS current decreases as duty-cycle increases; therefore, the conduction loss decreases
with increasing the duty-cycle.
4.3.3

ZVS performance of proposed MQRB converter

The turn-on operation of switch SC considering the dead-time between the gate-pulse of
switches SM and SC is explained in Figure 4.9. As shown in Figure 4.4(a) and (b), before
turn-on of SC, the current iLr is negative, and the voltage across switches SM and SC are
equal to 0 and VCo1, respectively. The corresponding equivalent circuit is depicted in Figure
4. 9 (a). After the gate pulse of switch SM is removed, the parasitic capacitance of switch
SM, Coss1, charges from zero to VCc and parasitic capacitance of switch SC, Coss2, discharges
from VCc to zero, as shown in Figure 4. 9(b). After the voltage across switch SC reaches
zero, its antiparallel diode starts conducting the current and the difference of the current of
the inductors LB and Lr freewheels through the antiparallel diode of switch SC, shown in
Table 4.1: RMS current, turn-off current, and maximum current of switches.
Item

RMS Current

Turn-off Current

SM

4(1 − 𝐷𝐹 ) 𝜋(1 − 𝐷𝐹 )2𝑇𝑠
𝐼𝑖𝑛 √
+
6
72√𝐿𝑟 𝐶𝑟

𝐼𝑖𝑛

SC

(1 − 𝐷𝐹 ) +
𝐼𝑖𝑛 √

√𝐿𝑟 𝐶𝑟 𝜋
𝐼𝐿𝑟,𝑜𝑓𝑓 √
2𝑇𝑠

SL

SH

2
4𝐼𝐿𝑟,𝑜𝑓𝑓
(1 − 𝐷𝐹 ) sin(2𝜔𝑟 (1 − 𝐷𝐹 )𝑇s )
(
−
)−
2
2
4𝜔𝑟 𝑇𝑠
𝐼𝑖𝑛
4𝐼𝐿𝑟,𝑜𝑓𝑓
(1 − cos(𝜔𝑟 (1 − 𝐷𝐹 )𝑇s ))
𝐼𝑖𝑛 𝜔𝑟

√

𝐼𝐿𝑖𝑛 (1 −

4𝜔𝑟 (1 − 𝐷)𝐼𝑖𝑛
)
𝐾

0

1 1 − 𝐷𝐹 + 𝐷1 sin2 (1 − 𝐷𝐹 + 𝐷1)𝜔𝑟 𝑇s )
(
−
)𝐼𝐿𝑟,𝑜𝑓𝑓
𝑇𝑠
2
4𝜔𝑟

0

*K=4(1 − cos(𝜔𝑟 (1 − 𝐷)𝑇s )) + 2𝐷1𝑇s 𝜔𝑟
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Maximum current

𝐼𝑖𝑛 (1 +

(1 − 𝐷𝐹 )𝑇𝑠
2√𝐿𝑟 𝐶𝑟

)

𝐼𝑖𝑛

𝐼𝐿𝑟,𝑝𝑒𝑎𝑘 =

(1 − 𝐷𝐹 )𝐼𝑖𝑛
4√𝐿𝑟 𝐶𝑟 𝑓𝑠

𝜔𝑟 (1 − 𝐷𝐹 )𝐼𝑖𝑛
𝐾

Figure 4.9 (c). While the switch SC is conducting the current, the gate pulse of switch SC is
applied; so, the switch SC turns on at zero voltage, as depicted in Figure 4.9 (d). In a similar
way, the ZVS operation of other switches can also be visualized. As illustrated in the
operating principle of the converter and Figure 4. 4, the ZVS performance at turn-on instant
is always guaranteed for switches SC, SL and SH since the energy stored in the boost
inductor is perpetually higher than the energy stored in the output capacitance of switches.
Similarly, to satisfy ZVS condition at turn-on instant for switch SM, the energy stored in
the boost inductor should be greater than the energy stored in the output capacitance of
switches SM and SC at t0. However, the value of current flowing through the switch at this
interval depends on the difference of the boost inductor current ILB and resonant inductor
current at t0.

(a)

(b)

(c)

(d)

Figure 4.8: RMS current of switches for different duty-cycle (D) and resonant-ratio
(Tr/Ts). (a) Switch SM. (b) Switch SC. (c) Switch SL. (d) Switch SH.
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(b)

(a)

(c)

(d)

Figure 4.9: ZVS turn-on of switch SC. (a) Before turn-on instant. (b) Charging and
discharging of output capacitor Coss1 and Coss2. (d) Antiparallel diode freewheeling.
(d) Flowing current in reverse direction.
The average value and the ripple of the battery current can be calculated by,
𝐼𝐵𝑇,𝑎𝑣𝑔 =
∆𝐼𝐵𝑇 =

2
1 𝑉𝐷𝐶
𝑃 𝑉𝐵𝑇 𝑅𝑜𝑢𝑡

(4-20)

𝑉𝐵𝑇 𝐷𝐹 𝑇𝑆
𝑃𝐿𝐵1

(4-21)

The positive and negative maximum currents of inductors LB and Lr can be calculated by,
𝐼𝐿𝐵,𝑚𝑎𝑥 =

1 𝑃𝑜
𝑉𝐵𝑇 𝐷𝐹 𝑇𝑆
+
𝑃 𝑉𝐵𝑇
2𝑃𝐿𝐵1

𝐼𝐿𝐵,𝑚𝑖𝑛 =

1 𝑃𝑜
𝑉𝐵𝑇 𝐷𝐹 𝑇𝑆
−
𝑃 𝑉𝐵𝑇
2𝑃𝐿𝐵1

(4-23)

𝜔𝑟 𝑇𝑠 sin(𝜔𝑟 (1 − 𝐷𝐹 )𝑇𝑠 ) 𝑃𝑜
2𝑃
𝑉𝐷𝐶

(4-24)

2 𝑉𝐷𝐶
(1 − 𝐷𝐹 )𝐷𝐹 𝑉𝐵𝑇 𝑇𝑆
+ 2
𝐷𝐹 𝑃 𝑅𝑜 𝐷𝐹 + (1 − 𝐷𝐹 )2 𝐿𝑟

(4-25)

𝐼𝐿𝑟,+𝑚𝑎𝑥 =

𝐼𝐿𝑟,−𝑚𝑎𝑥 =

(4-22)

Where Po is the output power delivered to the DC-link. It is obvious from (22) and (23)
that the positive and negative maximum values of inductor current decrease when number
of paralleled cells, P, increases. The current of lower switch to realize ZVS is determined
by
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𝐼𝑆𝑀,𝑍𝑉𝑆 = 𝐼𝐿𝑟,+𝑚𝑎𝑥 − 𝐼𝐿𝐵,𝑚𝑖𝑛
=

𝜔𝑟 𝑇𝑠 sin(𝜔𝑟 (1 − 𝐷𝐹 )𝑇𝑠 ) 𝑃𝑜
1 𝑃𝑜
𝑉𝐵𝑇 𝐷𝐹 𝑇𝑆
−
+
2𝑃
𝑉𝐷𝐶 𝑃 𝑉𝐵𝑇
2𝑃𝐿𝐵

(4-26)

The current of upper switch to realize ZVS can be determined by
𝐼𝑆𝐶,𝑍𝑉𝑆 = 𝐼𝐿𝑟,−𝑚𝑎𝑥 + 𝐼𝐿𝐵,𝑚𝑎𝑥
=

+

2 𝑉𝐷𝐶
(1 − 𝐷𝐹 )𝐷𝐹 𝑉𝐵𝑇 𝑇𝑆 1 𝑃𝑜
+ 2
+
𝐷𝐹 𝑃 𝑅𝑜𝑢𝑡 𝐷𝐹 + (1 − 𝐷𝐹 )2 𝐿𝑟
𝑃 𝑉𝐵𝑇

(4-27)

𝑉𝐵𝑇 𝐷𝐹 𝑇𝑆
2𝑃𝐿𝐵

So, the desire condition to achieve ZVS can be expressed as follows:
1
1
2
L𝐵 (𝐼𝐿𝐵 (t 0 ) − I𝐿𝑟 (t 0 ))2 > (C𝑜𝑠𝑠1 + C𝑜𝑠𝑠2 )V𝐶𝑂1
2
2

(4-28)

Where Coss1 and Coss2 are the output capacitances of the main and clamp switches,
respectively. Figure 4. 10 (a) and (b) show the ZVS current of main and clamp switches
SM and SC as a function of output power and battery voltage, respectively. It can be clearly
understood that the ZVS performance of clamp switch SC is guaranteed for different power
and voltage. It is noteworthy to mention that ZVS current of the main switch increases with
increasing power Po, implying the soft-switching operation is easily possible at higher
output power. Moreover, the smaller the output capacitance, the wider ZVS operation
range, because a smaller current is required to discharge the output capacitor of GaN
switch, which implies that soft-switching performance would be more probable for GaN
switch in comparison with its silicon counterpart. From (26), to extend the soft-switching
capability of the converter, either the boost inductance LB could be reduced, or the resonant
inductance Lr could be increased. But, reducing the boost inductance leads to an increase
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in the current rating of the switches due to large current ripple, and enlarging the resonant
inductance contribute to the more considerable duty-cycle loss. Thus, making a
compromise between ZVS capability and cost is necessary for design.
Another requirement for realizing the ZVS at turn-on instant is that the dead-time between
the gate pulses applied to two switches SM and SC should be longer than the time for
discharging the output capacitor of switch Coss1 from voltage VCO1 to 0 V. Equation (29)
illustrates the relationship between the minimum current and minimum dead-time.
𝑖≥

2𝐶𝑜𝑠𝑠1 ∆𝑣
∆𝑡

(a)

(4-29)

(b)

Figure 4.10: ZVS current for switches SM and SC. (a) switch SM. (b) switch SC.

4.3.4

The effect of resonant frequenvscy on the current waveform of switch

SL,1
The proposed converter can work in two resonance operations modes according to the
variation of resonant frequency: the quasi-resonant PWM (QRPWM) and conventional
PWM. Equations (30) and (31) defines the resonant frequency for above-resonance
operation. To achieve zero-voltage-switching in the series resonant converter, the converter
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should work in the above-resonance operation mode; so, the switching frequency should
be higher than the resonant frequency. Figure 4.11 (a) illustrates the effect of resonant
frequency on the current waveforms of switch SM. Regarding the turn-off current of switch
SM, QRPWM operation shows better performance compared to PWM technique, leading
to lower turn-off loss. As illustrated in Figure 4.11 (b), the turn-off losses are considerably
reduced due to the quasi-resonant operation.
𝑓𝑟 =

1

(4-30)

2𝜋√𝐿𝑟 𝐶𝑟

𝑓𝑟 >

𝑓𝑆
2𝐷

(4-31)

(a)

(b)

Figure 4.11: QRPWM performance versus conventional PWM performance. (a)
Current waveform (b) Turn-off losses.
4.3.5

Interleaving MQRB converter for high-power applications

As depicted in Figure 4.3, P groups of HBGMs are interleaved in the battery side to reduce
the current ripple, which is the critical issue in high power applications. Each leg is
interleaved with a phase difference of 2π/P. From (20), it is clear that the average current
of battery increases as P decreases. Eq. (21) reveals that the frequency of input current
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ripple becomes P times of the switching frequency fS due to the interleaved operation,
resulting in significantly smaller input inductors.
4.4 Loss Analysis
Major losses in a bidirectional DC/DC converter can be divided into three main parts:
switch losses, inductor losses and capacitor loss. Switch loss includes conduction loss,
driving loss, body-diode loss, and switching loss.
4.4.1

Conduction loss

Similar to other switches, the conduction losses in the GaN devices can be computed by
the following equation. The RMS current of switches are estimated by equations given in
Table 4.1.
2
P𝑐𝑜𝑛𝑑 = R DS(ON) 𝐼𝑟𝑚𝑠

4.4.2

(4-32)

Driving loss

Drive loss of switches can be evaluated from the following equation
P𝑑𝑟𝑖𝑣𝑒 = Vd Qgate fs

(4-33)

Where fs is the switching frequency, Qgate is the total gate charge and Vd is the drive
voltage, which in case of SI8261BAC is 6.8V.
4.4.3

Body-diode loss

Compared to the MOSFET, there is a higher reverse-conduction voltage drop in GaN
device, results in a higher loss. The reverse conduction loss can be obtained by:
P𝐵𝐷 = VDS . IDS . t dead . fs

(4-34)

Where tdead, VDS, and IDS are the dead-time, current, and voltage of switch, respectively.
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4.4.4

Switching loss for hard-switching operation

The switching loss, one of the notable losses in the high-frequency circuits, is
impossible to measure due to the small size of the GaN device and impact of parasitic
elements in the PCB layout. To calculate the switching loss for GaN devices, the Eoss curve
resulted from the experiment can be used. However, this is time-consuming and is not
readily achievable for the employed switch; therefore, simulation using LTSpice model by
the manufacturer is beneficial. The double pulse simulation model can precisely estimate
the turn-on and turn-off losses. The turn-on loss and the turn-off loss under different drainsource voltages for eGaN HEMTs GS66508T from GaN Systems are depicted in Figure 4.
12 (a) and (b), respectively. Both turn-on and turn-off losses can be calculated based on
the integration of device current IDS and VDC during switching transient. These data are
derived based on the assumption that the switch is working in the hard-switching mode.
There is some energy stored in the output capacitance Coss defined as Eoss, which is stored
in the capacitance of device during turn-off and then later will be recovered because of
ZVS performance. So, for soft switching performance, taking Eoss away from the hardswitching Eoff can provide an accurate estimation of the switching loss, as follows:
E𝑜𝑓𝑓,𝑠𝑜𝑓𝑡_𝑠𝑤𝑖𝑡𝑐ℎ𝑖𝑛𝑔 = 𝐸𝑜𝑓𝑓 − 𝐸𝑜𝑠𝑠

(4-35)

Since the output capacitance is non-linear, output charge should be considered to
analyze the capacitive switching loss. The output charge can be defined as follows:
𝑉

Q𝑜𝑠𝑠 = ∫ 𝐶𝑜𝑠𝑠 (𝑣)𝑑𝑣

(4-36)

0

Where Coss and v are the output capacitance and voltage across the device, respectively.
The output charge can be estimated by using the graph given by the manufacturer for
different Coss and VDS.
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4.4.5

Inductors’ losses

There are two factors causing inductor power loss including copper loss and the core
loss. The copper loss is totally because of dc and low-frequency current, and the core loss
comes from the high-frequency current. For the input inductor LB, a lower permeability
core material can be employed to improve the performance of the converter since the total
losses are dominated by core loss rather than a copper loss. So, powder Iron T175-8 core
and T126-8 from Micrometal is selected for the filter LB and Lr, respectively.

(a)

(b)

Figure 4.12: Turn-on loss and the turn-off loss under different drain-source voltages.
(a) Turn-on loss under different drain-source voltages. (b) Turn-off loss under different
drain-source voltages.

The equations for calculating the core loss and copper loss can be received from
datasheet given by manufacturer as follows:
P𝑐𝑜𝑟𝑒 =

𝑓𝑆
+ (df𝑆2 B2 )
𝑎
𝑏
𝑐
+
+
𝐵 3 𝐵 2.3 𝐵1.65
2
P𝑐𝑢 = R DC 𝐼𝑟𝑚𝑠
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(4-37)

(4-38)

Where B is the peak AC flux density, fS is the switching frequency, RDC is the equivalent
series resistance of the inductor, the coefficients a, b, c and d can be derived from datasheet
given by the manufacturer.
4.4.6

Capacitors’ losses

The losses in the capacitors can be estimated by
2
P𝑐𝑜𝑛𝑑 = R ESR 𝐼𝑟𝑚𝑠

(4-39)

Where RESR is the equivalent series resistance of the capacitor.
The total loss breakdown under full-load and half-load condition is depicted in Figure 4.
13. It is clear that the conduction loss of main switch is one of the main contributor to the
power losses.

(a)

(b)

Figure 4.13: Loss breakdown under full load and half-load condition. (a) Full load. (b)
Half-load.

4.5 Comparison with the State-of-the-Art Converters
Helping in understanding the advantages and disadvantages of different BDC converters,
a thorough comparison has been performed among the nonisolated bidirectional
converters, including switched-capacitor converter [19], non-inverting buck-boost
converter [26], nonisolated converter using coupled-inductor [27], three-level converter
[28], and proposed converter in terms of efficiency, power rating, frequency, number of
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switches and coupled inductor, voltage stress of switches, cost and soft-switching scheme.
Fewer switches count along with reduced voltage stress is the chief merit of the proposed
converter, leads to smaller driver size, lower gate losses and decreased cost compared to
converter introduced in [19].
Regarding the cost of the converter, the utilization factor of semiconductors, as well as
the number of components, can give a thorough insight into the expected cost of different
topologies [29]. The utilization factor (U) is defined by
𝑈=

𝑃𝑜𝑢𝑡
𝑞𝑉𝑝𝑘 𝐼𝑝𝑘

(4-40)

Where q is the number of switches, Vpk and Ipk are the maximum voltage and current of the
switches. It is apparent from Table 4.2 that the proposed converter transfers the power from
the battery to DC-link with the highest utilization factor, implying cheaper power
conversion can be obtained using the proposed topology. Concerning the number of
components, all the converters have the same number of active switches, except the
converter introduced in [19]. However, the proposed converter does not require a bulky
transformer to achieve high voltage gain; therefore, its cost is less as compared to other
converters. Even though the switched-capacitor converter [19] lacks any inductor or
transformer, its output voltage is weakly regulated, which impedes its utilization in EV
application. Therefore, it can be concluded that the cost of the proposed circuit is lower
than the others.
Regarding the control algorithm, the frequency modulation is used in converters [19] and
[28] that brings about a wide range of current and voltage harmonics and complicates the
design of inductor and capacitor because of the variable switching frequency; while simple,
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easy-to-implement PWM control scheme is used in the proposed converter, converter
introduced in [26], and converter introduced in [27]. As far as switching loss is concerned,
the proposed converter can ensure ZVS turn-on for all switches that reduce the turn-on
loss, which is a major loss in the bidirectional dc/dc converters. The soft-switching
performance in other converters can be realized for several switches at specific operating
points. Since it is vital that the size of the converter be as small as possible for EV
application, using GaN switches in the proposed converter paved the way for highfrequency, high-efficiency operation. Employing GaN switches, the proposed converter
provides advantages over Si-based counterparts with lower reverse recovery charge and
smaller conduction resistance RDS(on), resulting in lower switching and conduction losses.
Meanwhile, the switching losses in the current eGaN switches can be so small that the
magnetic components are now the significant contributor to losses in the BDC converter,
implying the proposed transformerless converter can lead to a noticeable improvement in
the efficiency.

(a)
(b)
Figure 4.14: Performance comparisons regarding the voltage gain and voltage stress of
switches. (a) voltage gain. (b) voltage stress of switches.
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Table 4.2: Performance comparison (VBT= 150 V, VDC= 600 V, Pout= 1 kW, and fs= 100 kHz).
Proposed
Item

Reference [19]

Reference [26]

Reference [27]

Reference [28]

Converter
(P=S=1)

No. of
Switches

8

4

4

4

4

0

0

1

0

0

5

2

4

3

4

0.45

0.1

0.2

1

1

100-125

85

50

100

100

96.4

-

95.44

93.2

97.5

600, 600, 150,

600, 600,

150

200,200

300

300

No. of
coupled
inductor
No. of
capacitors
Power (kW)
Frequency
(kHz)
Efficiency
(%)
Vpk (V)

300

Ipk (A)

8,6,8,6,2,2,4,4

9,7,9,6

8,8,6,4

11,11,8,8

9, 8, 4, 7

U

0.083

0.084

0.109

0.087

0.119

ZVS for narrow

ZVS at turn-on

ZVS at turn-on

load range

for all switches

for two switches

Soft
switching

ZCS at turn-off
and turn-on for
all switches

Voltage

Weakly

Highly

Highly

regulation

regulated

regulated

regulated

Power

Frequency

Control

Modulation

PWM

PWM

Highly regulated
Frequency
Modulation

ZVS at
turn-on for
all switches
Highly
regulated
PWM

Figure 4.14 (a) and (b) show the voltage gain and voltage stress of switches under the
different number of series-connected modules (S) for different BDC converters,
respectively. The voltage gain of converter introduced in [19] entirely depends on the
number of switched-capacitor stages, independent of the duty cycle that narrows the
voltage regulation capability of the converter for a wide range of battery voltage. The
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voltage gain of converter introduced in [26] and [27] is considerably lower than that of the
proposed converter. It is noteworthy to mention that the voltage gain increases with
increasing the number of series-connected modules in the MQRB converter. In converter
introduced in [28], the voltage gain definition for duty-cycle values less than 0.5 is different
than that of duty-cycle higher than 0.5. Therefore, the control scheme would be more
complex to regulate the DC-link voltage.
4.6 Simulation and Experimental Results
4.6.1

Simulation Results

In this section, the simulation results of a 1 kW, 100 kHz prototype are given to prove the
theoretical analysis and operation principle of the proposed modular converter. The
specifications of the laboratory prototype are summarized in Table 4.3. The simulation is
performed using LT Spice software and a model of GaN switches provided by GaN
Systems Inc. Furthermore, the parasitic components of the switches are included in the
simulation, which are derived from PCB layout using Q3D Extractor.
To demonstrate the potential of the proposed converter and its suitability for high-power
and high-voltage applications, three case studies are investigated in this section: 1) Case
study I: single-phase MQRB converter with battery voltage VBT=122 V, Pout=1 kW,
VDC=600 V, D=0.6, and P=S=1. 2) Case study II: MQRB converter with battery voltage
VBT=53 V, Pout=1 kW, VDC=600 V, D=0.6, and S=4. 3) Case study III: MQRB converter
with battery voltage VBT=120 V, Pout=1 kW, VDC=600 V, D=0.63, and P=4 and S=1.

103

2) Case Study I (single-phase MQRB converter with battery voltage VBT=122 V,
Pout=1 kW, VDC=600 V, D=0.6, and P=S=1):
Figure 4. 15 shows the simulation results for the single-phase MQRB converter as a
building block of the proposed multiphase converter. The battery voltage, voltage across
the output capacitors, and DC-link voltage are demonstrated in Figure 4. 15(a).
Table 4.3: Parameters of the prototype.
Parameters

Value

Input Voltage

80-150

Output Voltage

600V

Output Power

1 kW

Frequency

100 kHz

Output capacitors CO1 and CO2

20 uF

Auxiliary Capacitor Cr

1 uF

Switches

GS66508T (650 V, 30 A, RDS(on) of 50 mΩ)

Input Inductor LB

300 uH

Resonant Inductor Lr

3.5 uH

The current of boost inductor and resonant inductor are shown in Figure 4.15 (b). The
voltage stress of switches SM and SC are depicted in Figure 4.15 (c). Figure 4.15 (d) shows
the voltage stress of switches SL and SH. It is clear that the voltage stress is 300V, and
voltage spikes are less than 10% which are acceptable; so, the clamp circuit works
effectively to limit the voltage stress. Figure 4.15 (e), (f), (g), and (h) exhibit the softswitching performance during turn-on operation for all switches SM, SC, SL, and SH,
respectively. It is evident that the switches are conducting the current before the
corresponding gate-pulse is applied. So, the soft-switching performance at turn-on instant
is guaranteed for all switches at the full-load condition.
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(a)

(b)

(c)

(d)

(e)

(f)

(g)

(h)

Figure 4.15: Simulation results for case I (battery voltage VBT=122 V, Pout=1 kW,
VDC=600 V, D=0.6, and P=S=1). (a) Voltage of battery, DC-link, and output
capacitors. (b) Current of inductors iLB and iL4. (c) Voltage stress of switches SM
and SC. (d) Voltage stress of switches SL and SH. (e) gate-source voltage and
current of main switch SM. (f) gate-source voltage and current of clamp switch SC.
(g) gate-source voltage and current of switch SL. (h) gate-source voltage and
current of switch SH.
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3) Case Study II (MQRB converter with battery voltage VBT=53 V, Pout=1 kW,
VDC=600 V, D=0.58, and S=4):
The simulation results for case study II are presented in Figure 4.16 to verify that the
current and voltage stress are distributed equally among different modules shown in Figure
4.3. In this case, four modules (S=4) are connected in series to increase the voltage gain
which is desired for high-voltage applications. The voltages of output capacitors Co1-Co5
are shown in Figure 4.16 (a). It is obvious that the control circuit is working correctly to
distribute the DC-link voltage VDC equally among the output capacitors. Moreover, due to
the use of active clamp configuration, the voltage stress of switches would be equal to the
voltage of the output capacitor in each module. For instance, the voltage stress of switches
in module 4 and 5 are shown in Figure 4.16 (b) and (c), respectively. It can be concluded
that the voltage stress of each switch is limited, which paves the way for utilizing the
switches with small on-resistance RDS(on). The current of resonant inductors iLr1, iLr1, iLr1,
and iLr1 are shown in Figure 4.16 (d). It is clear that the maximum values of the current of
the resonant inductors are equal, implying the power processed by different modules is
identical. The current of switches SL1, SL2, SL3, and SL4 are illustrated in Figure 4. 16 (e),
confirming the current stress of lower switches in all the modules are the same. The current
of switches SH1, SH2, SH3, and SH4 are presented in Figure 4. 16 (f) as well, which are
approximately identical. To investigate the current sharing capability for different modules,
the RMS values of the current of the resonant inductors, the current of lower switches, and
the current of upper switches are given in Table 4.4. It can be clearly understood that the
RMS current values of all the switches and inductors are the same in different modules.
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So, the similar components can be employed to synthesize MQRB converter for any
applications requiring a specific voltage and power level.
4) Case Study III (MQRB converter with battery voltage VBT=120 V, Pout=1 kW,
VDC=600 V, D=0.63, and P=4 and S=1):
Figure 4.17 illustrates the simulation results for case study III when battery voltage is 122
V, the duty-cycle D=0.6, the output power Pout=1 kW, DC-link voltage VDC=600 V, and
the number of paralleled modules in Figure 4.3 is equal to P= 4. The main aim of this case
study is to investigate the current sharing capability of the converter among different
modules. The current of input boost inductors LB1-LB4 are shown in Figure 4.17 (a). The
maximum and minimum values of the boost inductor current are equal, implying the same
boost inductors can be used in different modules. The current of resonant inductors iLr1,
iLr2, iLr3, and iLr4 are shown in Figure 4.17 (b). It is evident that the maximum values of the
resonant inductors’ current are equal, implying the power processed by different modules
is identical. Figure 4.17 (c) and (d) present the current of main switches SM1-SM4 and clamp
switches SC1-SC4 in different modules, respectively. The current of switches SL1, SL2, SL3,
and SL4 are illustrated in Figure 4. 16 (e), confirming the current stress of lower switches
in all the modules are the same in this scenario. The current of switches SH1, SH2, SH3, and
SH4 are presented in Figure 4. 16 (f) as well. To investigate the power-sharing capability
for the various number of modules, the RMS values of the resonant currents, the current of
lower switches, and current of upper switches are given in Table 4.5. It can be clearly
understood that the RMS current values of all the switches and inductors are the same in
different phases. Therefore, the similar components, including the switches and inductors,
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can be employed to synthesize MQRB converter for any applications requiring a specific
voltage and power level.

(a)

(b)

(c)

(d)

(e)
(f)
Figure 4.16: Simulation results for case study II (battery voltage VBT=53 V, Pout=1 kW,
VDC=600 V, D=0.58, and S=4). (a) Voltage of output capacitors Co1-Co5. (b) Voltage
stress of switch SL3 and SH3. (c) Voltage stress of switch SL4 and SH4. (d) Inductor current
iLr1-iLr4. (e) Current of lower switches in each module iSL1- iSL4. (f) Current of upper
switches in each module iSH1- iSH4.
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(a)

(b)

(c)

(d)

(e)

(f)

Figure 4.17: Simulation results for case study III (battery voltage VBT=120 V, Pout=1 kW,
VDC=600 V, D=0.63, and P=4). (a) current of main switches iSM1- iSM4. (b) current of
clamp switches iSC1- iSC4. (d) Inductor current iLr1-iLr4. (e) Current of lower switches in
each module iSL1- iSL4. (f) Current of upper switches in each module iSH1- iSH4.

Table 4.4: RMS current of switches in case study II (battery voltage VBT=53 V, Pout=1
kW, VDC=600 V, D=0.58, and S=4).
Lower Switches

Upper switches

Component

Values (A)

4.6.1

iSL1

iSL2

iSL3

iSL4

iSH1

iSH2

iSH3

iSH4

1.665

1.653

1.676

1.665

1.665

1.655

1.678

1.666

Experimental Results

A laboratory prototype with specifications given in Table 4.3 is implemented to validate
the performance of MQRB converter shown in Figure 4.2 and confirm that noteworthy
gains in efficiency and power density can be made.
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The control circuit is implemented by a TMS320F28377S microcontroller. The power
switches GS66508T E-HEMTs (650 V, 30 A, RDS(on) of 50 mΩ) are employed in the
prototype. Controlling the voltage and current variation, di/dt and dv/dt, are the main
challenge of using eGaN HEMTs, requiring adherence to particular PCB design regarding
the parasitic elements. Previous studies have illustrated that to reach optimal performance
in terms of low package inductance and high slew rate of switches, designing a PCB with
low common source inductance, power loop inductance, and gate-driver loop are principal
[1-2].
Table 4.5: RMS current of inductors and switches in case II (battery voltage VBT=120 V,
Pout=1 kW, VDC=600 V, D=0.63, and P=4).
Component
Resonant
Inductors

Main
Switches

Clamp
switches

Lower
Switches

Upper
Switches

RMS Value
iLr1
iLr2
iLr3
iLr4
iSM1
iSM2
iSM3
iSM4
iSC1
iSC2
iSC3
iSC4
iSL1
iSL2
iSL3
iSL4
iSH1
iSH2
iSH3
iSH4

0.8753
0.8753
0.8751
0.8756
1.76
1.756
1.757
1.759
0.5016
0.5003
0.5008
0.5012
0.4414
0.4413
0.4418
0.4419
0.4339
0.4338
0.4339
0.4334
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Both common source inductance and power loop inductance cause huge overshoot on the
drain-source voltage. But the power loop inductances are the most crucial that can increase
the voltage spikes across the drain-source of the switch. So, of great importance is that the
power loop inductances be as low as possible. Also, to avoid false turn-on and turn-off,
common source inductance should be minimized by connecting the ground pin of the driver
directly to the source pin of the switch, which results in alleviation of the impact of power
path on the driver circuit. As far as adopting GaN switches is concerned, placement of
components on PCB plays an essential role in reducing these parasitic inductances.
In this chapter, to minimize the parasitic inductance, all switches SM, SC, SL, and SH are
mounted on the top layer of PCB, and decoupling capacitors are placed on the bottom-side,
shown in Figure 4.18 (a) and (b). Moreover, a 4-layer structure of PCB paves the way to
crease the parasitic inductance by putting the cooper polygon in parallel in 4 layers and
placing the switches very close to each other. As shown in Figure 4.18 (c), the current paths
are stretched into the large planes in all layers, acting like an interleaved configuration;
therefore, the parasitic inductance considerably will be small. As a practical solution to
lower the gate driver loop inductance, the driver circuits are mounted precisely beneath the
switches to lessen the length of the driving loop. By making the gate loop perpendicular to
the power loop, the parasitic elements are minimized in this design.
The converter performance at full load 1 kW during forward mode is shown in Figure 4.19.
The gate signals for forward mode is shown in Figure 4.19 (a), indicating the duty-cycle is
about 0.72.
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(a)

(b)

(c)
Figure 4.18: Layout of single-phase MQRB converter; (a) Top view. (b) Bottom view.
(c) Side view.
Figure 4.19 (b) indicates that the clamp circuit is reducing the voltage stress of switches
SM and SC. Figure 4.19 (c), (d), and (e) show the gate pulse and voltage stress on the
switches SM, SC, and SH, respectively. As it is clear ZVS soft-switching performance is
achieved for all switches. The inductor current ILB and the gate signal of switch SM are
illustrated in Figure 4.19 (f). Since the conventional DC/DC converters lose the softswitching performance at light load, the converter performance at light load is investigated
from an efficiency viewpoint. So, a test is made for output power 100 W, shown in Figure
4.20. The battery voltage VBT, the voltage of output capacitors VCO1 and VCO2, and DClink voltage VDC are shown in Figure 4.20 (a). It is clear the voltage of output capacitors is
balanced, and the control circuit is working correctly. The gate pulses of switches in boost
mode are shown in Figure 4.20 (b), in which duty-cycle is 0.5. There is no voltage ringing
caused by parasitics in the gate pulses, implying the design of gate driving circuit in PCB
layout is carried out correctly. The gate signals and voltage stress across switches SM, SC,
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SL, and SH are shown in Figure 4.20 (c), (d), (e), and (f), respectively. The voltage stress
of all switches is 300 V, which is half of the output voltage. Thus, low voltage switches
with low conduction resistance RDS(on) can be used. The voltage spike on switch SC is more
than other switches, 40 V, which is less than 15%, which implies the effectiveness of the
PCB layout design using the interleaving method. Figure 4.20 (c) depicts the detailed turnon instant for the switch SM at 100 W, illustrating ZVS is realized even under light load
condition.
The backward mode operation results are presented in Figure 4.21. Figure 4.21. (a)
represents the gate pulses of switches. The delay between the gate pulse of switches SC and
SH is 2us. The gate pulse and voltage stress across the switches SM, SC, SL, and SH are
shown in Figure 4.21 (b), (c), (d), and (e), respectively. These figures provide evidence that
the soft switching at turn-on instant is achieved in buck mode. The experimental results
also suggest that the control scheme is working properly in both operation modes, forward
and backward. Considering that the size of switches is very small and adding any
component for measurement can increase the parasitics in the PCB layout, figuring current
waveforms is impractical. Monitoring the temperature of switches by taking an infrared
thermal photo is the efficient way to analyze their performance. The FLIR ONE Pro
thermal imaging camera with a thermal resolution of 160x120 is used to observe the
thermal operating point of the proposed converter.
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(a)

(b)

(c)

(d)
(e)
(f)
Figure 4.19: Experimental results of forward mode at full load condition when D=0.72
(VBT = 85 V, VDC = 600 V, PO = 1 kW). (a) Gate-source voltage of switches. (b) Drainsource voltage of switches SM and SC (c) Gate-source and drain-source voltage of switch
SM. (d) Gate-source and drain-source voltage of switch SC. (e) Gate-source and drainsource voltage of switch SH. (f) Gate-source voltage of switch SM and inductor current
iLB.

(a)

(b)

(c)

(d)
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(e)
(f)
Figure 4.20: Experimental results of forward mode at light load when D=0.5 (VBT = 150
V, VDC = 600 V, PO = 100 W). (a) Battery voltage, High-side voltage, voltage across
capacitors CO1 and CO2. (b) Gate-source voltage of switches. (c) gate-source and drainsource voltage of switch SM. (d) gate-source and drain-source voltage of switch SC. (e)
gate-source and drain-source voltage of switch SL. (f) gate-source and drain-source
voltage of switch SH.

(a)

(b)

(c)

(d)
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(e)
(f)
Figure 4.21: Experimental results of backward mode at full load when D=0.5 (VBT = 150
V, VDC = 600 V, PO = 1000 W). (a) Gate-source voltage of switches. (b) Gate-source and
drain-source voltage of switch SM. (c) Gate-source and drain-source voltage of switch
SC. (d) Gate-source and drain-source voltage of switch SL. (e) Gate-source and drainsource voltage of switch SH. (f) Thermal image of the converter.

Figure 4.21 (f) shows the IR image of eGaN devices at full load condition, indicating that
maximum temperature is 72 °C and the switches are working in acceptable condition. The
calculated efficiency and the experimental efficiency curves for forward mode and
backward mode are given in Figure 4. 22 (a) and (b), respectively. The calculated and
experimental efficiency in forward mode under full load condition is 97.7 % and 97.5 %,
respectively. The maximum calculated and experimental efficiency in forward mode is
achieved at 600 W, which are 97.9 % and 97.7 %, respectively. The calculated and
experimental efficiency in forward mode under full load condition is 97.8 % and 97.6 %,
respectively. The maximum calculated and experimental efficiency in forward mode is
achieved at 600 W, which are 98.0 % and 97.7 %, respectively. The prototype of the singlephase MQRB converter is shown in Figure 4. 22 (c).
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(a)
(b)
(c)
Figure 4.22: Efficiency curves and a photograph of the converter. (a) Calculated and
measured efficiency in forward mode. (b) (a) Calculated and measured efficiency in
backward mode. (c) A photograph of laboratory prototype.

4.7 Conclusion
In this chapter, a modular, quasi-resonant bidirectional dc/dc converter has been presented
as an interface between the battery and high-voltage bus in EV system. The steady-state
operation of the converter in both boost and buck mode has been presented. To show the
effectiveness of the proposed configuration, a thorough comparison has been made with
other competitive candidates for EV applications. A 1 kW, 100 kHz, 600 V prototype has
been implemented to verify the proposed modular concept. Analysis of the experimental
results show the following: 1) the voltage stress of switches is reduced in proportion to the
number of modules; so, switches with lower drain-source resistance can be used. 2) A
resonant circuit is formed that enables the soft-switching performance even under light
load condition. 3) Modularity of proposed topology helps the designer to employ the
modules in such a way that different needs of various applications can be met. 4) Due to
the small package, zero reverse-recovery, fast switching speed, and small gate charge, use
of GaN switches brings about reduction in the losses and the size of the converter.
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Chapter 5

A Multilevel Bidirectional Buck-Boost Converter with Distributed
Voltage Stress Using eGaN HEMTs

5.1

Introduction

A modular multi-level bi-directional diode-clamped DC-DC converter based on
enhancement Gallium Nitride (eGaN) High Electron Mobility Transistor (HEMT) is
proposed as a plugin charger for electric vehicles (EVs). The eGaN HEMT can switch
efficiently even in hard switching, but their problem is that they cannot tolerate voltage
stresses higher than 650V. The proposed multilevel topology reduces the voltage stress
across the switches which enables utilizing eGaN HEMT technology in the powertrain of
the EVs. Simulations were carried out in LTSpice environment using the eGaN equivalent
circuit provided by the manufacturer. The simulation results prove that the performance of
the proposed converter complies with the theoretical analysis.
5.1 Proposed converter and its Operation Modes
5.1.1

The Proposed Converter

The proposed modular converter is shown in Figure 5.1, where the GaN HEMTs utilized
are modeled as in Figure 5.2. The proposed converter operates like a conventional bidirectional buck/boost converter with a neutral point clamped leg. The configuration of the
converter has a filter inductance LB to reduce the current ripple at the Low Voltage (LV)
port. Also, the High Voltage (HV) port consists of a number of n switched-capacitor cells
to increase the output voltage level to n+1. Therefore, this modular converter allows the
designer to manage the voltage stress across the semiconductor devices systematically.
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Figure 5.1: Circuit diagram of the Proposed Modular Converter

Figure 5.2: GanSys Model GS66508P PSpice equivalent model.

The operation of the proposed converter is similar to the conventional bidirectional buckboost converter. The boost mode is related to the traction of the EV. The buck mode is for
battery energy injection which can occur in two cases: regenerative braking on the motor
or connecting the battery to the power source (utility grid). The steady-state operation
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waveforms including the gate pulses of switches, the input inductor current iLB, and the
voltage stress of switches are shown in Figure 5. 3(a).

(a)

(b)

Figure 5.3: Steady-state waveforms. (a) the gate pulse sequence. (b) the switching
sequence of the neutral point clamped leg.

5.1.2

Operation Intervals

Interval 1 (t0-t1): Before t0, the buck switches SBu1, SBu2, and SBu3 are conducting the
current. As depicted in Figure 5. 4(a) and Figure 5. 3(a), the gate pulse of the boost switch
SBo1 is applied and the voltage stress of boost switches SBo2 and SBo3 is limited to the voltage
of the output capacitors Co1+Co2. During this interval, the input energy has been stored in
the inductor.
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Interval 2 (t1-t2): After a short-time delay, the boost switch SBo2 turns on and the voltage
stress of boost switches SBo3 are limited to the voltage of output capacitor Co1. Figure 5.
4(b) shows the current path during this interval.
Interval 3 (t2-t3): After a short-time delay, the boost switch SBo3 turns on. During this mode,
all of the input energy would be stored in the inductor. As shown in Figure 5. 4(c), this
operation mode is similar to the conventional boost converter except that the voltage stress
is distributed amongst switches.

(a)

(b)

(c)

(d)

(e)

(f)

Figure 5.4: Boost Operation Modes. (a) mode1; (b) mode2; (c) mode 3 and (d) mode4;
(e) mode 5; (f) mode 6.
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Interval 4 (t3-t4): As depicted in Figure 5. 4(d), after a short time delay the boost switch
SBo3 will turn off and the buck switch SBu3 will turn on. Similar to what happened during
Interval 2, the voltage stress of switch SBo3 is limited to the voltage of output capacitor Co1.
Interval 5 (t3-t4): After a short-time delay, the boost switch SBo2 will turn off and the buck
switch SBu2 will turn on. In this mode, the diode DBu1 starts to conduct the current. Figure
5. 4(e) shows the current path during this interval.
Interval 6 (t3-t4): As shown in Figure 5. 4(f), after a short time delay, all boost switches
will turn off and all buck switches conduct the current. In turn, the inductor will release the
stored energy to the output capacitors.
5.2 Control Algorithm
A design example of a 5-level neutral point clamped leg is shown in Figure 5. 5. For this
leg, five voltage levels can be realized, namely: −𝑉𝐷𝐶 , −𝑉𝐷𝐶 /2 , 0, 𝑉𝐷𝐶 /2 and 𝑉𝐷𝐶 . The
switching sequence associated with each voltage level is shown in Figure 5. 3(b). tpulse is
the time of VDC/2 or –VDC/2 realization (= DTs), and tstep is the time that separates the two
consecutive levels. This time is extremely small (in the range of 10 ns to 100 ns) as
compared to tpulse. The square-wave voltage with fine stepping requires a dedicated circuit
to provide the gate pulses for the 8 power switches of the NPC inverter.
The proposed control scheme is shown in Figure 5. 5. The circuit provides the fine
stepping by means of monostable timers. The firing circuit is fed with a reference square
waveform (P) where negative and positive edge detectors fire short pulses at each edge of
P. These short pulses are then fed to monostable timers. VDC/2 and –VDC/2 have two
designated monostable timers, one which fires a high pulse at the edge of P with a pulse width
of (2tstep+tpulse) and the other firing a low pulse at the edge of P with a pulse width of 2tstep.
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Figure 5.5: The proposed control scheme of the 5-level NPC leg.
Passing the output of the two monostable timers through an AND gate produces the
reference pulse width of VDC/2 or –VDC/2. A demultiplexer is used to select whether the
reference pulse generated is for VDC/2 or –VDC/2. The same technique is used to generate
the reference pulses of VDC/4 or –VDC/4. There are another two monostable timers
designated for these voltage levels, one of which fires a high pulse at the edge of P with a
pulse width of (3tstep+tpulse) and the other fires a low pulse at the edge of P with a pulse
width of tstep. Passing the output of both timers through an AND gate generates the
reference pulses for VDC/4 or –VDC/4. A demultiplexer selects whether the generated pulses
are to be for a VDC/4 or -VDC/4 reference.
The reference for the 0 V voltage level exists whenever the reference of –VDC/2, VDC/2, VDC/4, or VDC/4 does not exist. Combinational logic circuits, as shown in Figure 5. 5 use
the reference pulses for each level of the NPC inverter to trigger the power switches
associated with each voltage level. The buffer circuit has two functions: the first is to
provide galvanic isolation between the control circuit and the power switches. The second
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function is to translate the triggering pulses of the control circuit to the adequate voltage
level required by the power switches.
5.3 Design Specification
There are some design parameters which affect the converter operation in terms of cost
and reliability as well as other factors. To design a new converter with different input
voltage and power, the following parameters should be considered.
5.3.1

Voltage Stress of the Switch

As was shown previously in Figure 5.4, the voltage stresses of the switches are effectively
limited to the voltage of output capacitors which can be defined by:
𝑉𝑠𝑤 =

𝑉𝐷𝐶
3

(5-1)

Thus, for an n level modular converter which has n-1 output capacitors, the voltage stress
equates to:
𝑉𝑠𝑤 =

𝑉𝐷𝐶
𝑛−1

(5-2)

where Vsw is the voltage stress of the switches and VDC is the voltage of DC-link.
5.3.2

Voltage Gain

For an n level modular converter, the voltage gain can be defined as:
𝑀=
5.3.3

𝑉𝐷𝐶
=𝑛−1
𝑉𝐵𝑇

(5-3)

Input Inductance LB

Input inductance operates like a filter to reduce the input current ripple. The value of this
inductor can be calculated using the following equation:
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𝐿𝐵 =

𝑉𝐵𝑇 𝐷𝑇𝑠
0.2𝐼𝑖𝑛

(5-4)

where the input current ripple is assumed to be 20%.
5.4 Simulation Results
To verify the theoretical analysis given in the previous section, a simulation is performed
following the specifications of the GaNSys GS66508P given in Table I. The simulations
are conducted in PSPICE where the PSPICE equivalent model is shown in Figure 5.2. The
model consists of voltage controlled current sources with Vgs and Vds dependence, parasitic
capacitances (Cdg, Cgs, Cds), temperature-dependent series resistances at the source (Rs)
and drain (Rd), a gate resistance Rg, and alternate current sources to account for leakage
currents. To verify the operation, the simulation results are shown in Figure 5.6.
The gate pulse of the boost switch SBO3, buck switch SBu3, and current through the inductor
are shown in Figure 5.6(a). In this figure, it should be noted that the pulses where
implemented sequentially (with a very small delay in-between them) to limit the voltage
stress on the main switches. Also, the inductor current shows linear behavior as was
expected from the average model in (4). Figure 5.6(b) shows the battery voltage VBT, DClink voltage VDC and gate pulse of switches SBu3 and SBo3 during the boost mode operation.
In this mode, the voltage stress of all switches are half of the battery voltage. The voltage
stress of buck switch SBu1, SBu2, and SBu3 the boost switches SBo1, SBo2, and SBo3 are shown
in Figure 5. 6(c) and Figure 5. 6(d), respectively. Shown in the figure, all switches
experience voltage stress lower than the output voltage at around 200 V, thus enabling the
usage of GaN HEMT devices with lower ON-resistance and gate capacitance. Moreover,
the modularity allows the designer to increase the output voltage for specific applications.
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(a)

(b)

(c)

(d)

Figure 5.6: Simulation. (a) gate pulse of boost switch SBO3, buck switch SBu3, and
current of filter inductor ILB; (b) gate pulse of boost switch SBO3, buck switch SBu3,
battery voltage and dc-link voltage; (c) voltage stress of buck switches SBu1, SBu2, and
SBu3; (d) voltage stress of boost switches SBo1, SBo2, and SBo3.

5.5 Conclusion
A proposed structure for a bi-directional diode-clamped DC/DC converter based on GaN
devices was presented. The converter is based on the switched capacitor topology which
effectively reduces voltage stress on the switches in this work. To deal with both concerns
about low efficiency and power density in an EV application, GaN HEMT switching
devices were used. A driving algorithm complements the proposed structure revealing the
effectiveness of the converter. A simulation using PSPICE has been done for a 2 kW model
using real GaN equivalent circuits obtained from the manufacturer. The simulation results
confirm the correctness of theoretical analysis and its driver-circuit performance.
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Chapter 6

A Voltage-Quadrupler Interleaved Bidirectional DC-DC Converter

with Intrinsic Equal Current Sharing Characteristic for Electric Vehicle
Applications
6.1

Introduction

A voltage-quadrupler interleaved bidirectional DC-DC converter with intrinsic equal
current sharing is presented in this chapter. The proposed converter offers a wide voltage
conversion ratio, which makes it suitable for interconnecting the energy storage unit with
dc-bus for electric vehicle applications. A high voltage gain and low voltage stress across
switches are achieved by adopting the capacitive voltage-divider stage, which enables the
designer to employ a low-voltage switch with a small on-resistance RDS(ON). As a result, it
allows the converter to run more efficiently and cooler. An interleaved connection at the
low-voltage side paves the way for reducing the current ripple, which reduces the filter size
and increases the power-density. Moreover, a built-in equal current sharing is achieved for
two interleaved phases without using a current-sharing control scheme. The operating
principle, steady-state characteristics including the current and voltage stress of the
switches, and comparison with other state-of-the-art bidirectional converters are carried
out in detail. Finally, to verify theoretical analysis, a 2kW scaled-down laboratory
prototype of the proposed converter using Gallium-Nitride switches is implemented.
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6.2

Structure and Operating Principles of the Proposed Converter
6.2.1

Circuit Structure of the Proposed Topology

The schematic of the SGIBC is depicted in Figure 6.1. The proposed topology consists
of an interleaved stage (L1, L2, S1, and S2), and the voltage quadrupler stage (CC1, CC2, CH1
and CH2, S3, S4, S5, and S6), and LVS filter capacitor CL. Meanwhile, the capacitors CH1
and CH2 operate as high-voltage side filter capacitors. The proposed circuit can work either
in the forward or backward mode, which allows the UC connected to the LVS and dc-bus
interchange the power. To simplify the analysis, it is assumed that all components are ideal,
so the on-resistance RDS(on) of the switches and equivalent series resistance RESR of passive
components can be neglected. Moreover, the capacitors can be considered as a voltage
source since their capacitance are high.

Figure 6.1: The schematic of the proposed converter.

6.2.2

Operation in Forward Mode

In this mode, the energy flows from LVS to high-voltage side (HVS), and the converter
increases the voltage of UC to the desired level of dc-bus of EV (800 V). The equivalent
circuits of the converter in different intervals with associated current paths are illustrated
in Figure 6.2. The key waveforms of the converter in forward mode are shown in Figure
6.3 (a). Regarding the interleaved operation, switches S1 and S2 are driven by the gate
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pulses with the same duty-cycle of dF and a phase-shift of 180º. The gate pulse of switches
S3 and S6 are complementary to that of switch S1. Similarly, the gate pulse of switches S4
and S5 are complementary to that of switch S2. High step-up gain characteristics of the
proposed topology is favorable for EV application with UC, which can be realized when
the converter is working in continuous-conduction-mode (CCM); therefore, the steadystate analysis is carried out based on this assumption that the duty-cycle is greater than 0.5.
The operation intervals are described as follows.
Interval 1 [t0~t1]: Before this interval, switch S2 is turned ON and the switch S1 is turned
OFF. At t0, the gate pulse of switch S1 is applied. The current flow paths in interval 1 is
depicted in Figure 6.2(a). During this interval, both inductors L1 and L2 are charged by UC
connected to LVS. Meanwhile, the load is supplied by the HVS capacitors CH1 and CH2.
𝑑𝑖𝐿1 (𝑡) 𝑑𝑖𝐿2 (𝑡) 𝑈𝐿𝑜𝑤
=
=
𝑑𝑡
𝑑𝑡
𝐿

(6-1)

𝑈𝐻𝑖𝑔ℎ
𝑑𝑣𝐶𝐻1 (𝑡) 𝑑𝑣𝐶𝐻2 (𝑡)
=
=−
𝑑𝑡
𝑑𝑡
𝑅𝐿𝐹

(6-2)

𝑑𝑣𝐶𝑚1 (𝑡) 𝑑𝑣𝐶𝑚2 (𝑡)
=
=0
𝑑𝑡
𝑑𝑡

(6-3)

Interval 2 [t1~t2]: At t1, the gate pulse of switches S4 and S5 are applied. Concurrently,
switch S2 is turned OFF. Figure 6.2 (b) shows the equivalent circuit for this interval. The
load and output capacitor CH1 are supplied by the energy stored of inductor L2 and capacitor
CC1. At the same time, the capacitor CC2 is charged by energy stored of L2.
𝑑𝑖𝐿1 (𝑡) 𝑈𝐿𝑜𝑤
=
𝑑𝑡
𝐿

(6-4)

𝑑𝑖𝐿2 (𝑡) 𝑈𝐿𝑜𝑤 − 𝑈𝑚1
=
𝑑𝑡
𝐿

(6-5)
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𝑑𝑣𝐶𝑚1 (𝑡) 𝑖𝐶𝑚2 − 𝑖𝐿2
=
𝑑𝑡
𝐶𝑚1

(6-6)

𝑑𝑣𝐶𝑚2 (𝑡) 𝑖𝐶𝑚1 + 𝑖𝐿2
=
𝑑𝑡
𝐶𝑚2

(6-7)

𝑈𝐻𝑖𝑔ℎ
𝑑𝑣𝐶𝐻1 (𝑡)
=−
𝑑𝑡
𝑅𝐿𝐹

(6-8)

𝑈𝐻𝑖𝑔ℎ
𝑑𝑣𝐶𝐻2 (𝑡)
= 𝑖𝐶𝑚2 −
𝑑𝑡
𝑅𝐿𝐹

(6-9)

Interval 3 [t2~t3]: At the beginning of this interval, the gate pulse of switch S2 is applied.
Also, the switches S4 and S5 are turned off in this interval. Similar to Interval 1, the energy
of UC charges the inductors L1 and L2. The current flow paths during this interval is similar
to interval 1, shown in Figure 6.2 (a).
Interval 4 [t3~t4]: At t3, the gate pulse of switches S3 and S6 are applied. Also, the switch
S1 is turned OFF. As illustrated in Figure 6.2 (c), load and output capacitor CH2 are supplied
by the energy stored of inductor L1 and capacitor CC2. Meanwhile, the capacitor CC1 is
charged by energy stored of L1.
𝑑𝑖𝐿1 (𝑡) 𝑈𝐿𝑜𝑤 − 𝑈𝑚2
=
𝑑𝑡
𝐿

(6-10)

𝑑𝑖𝐿2 (𝑡) 𝑈𝐿𝑜𝑤
=
𝑑𝑡
𝐿

(6-11)

𝑑𝑣𝐶𝑚1 (𝑡) 𝑖𝐶𝑚2 + 𝑖𝐿1
=
𝑑𝑡
𝐶𝑚1

(6-12)

𝑑𝑣𝐶𝑚2 (𝑡) 𝑖𝐶𝑚2 − 𝑖𝐿2
=
𝑑𝑡
𝐶𝑚2

(6-13)

𝑈𝐻𝑖𝑔ℎ
𝑑𝑣𝐶𝐻1 (𝑡)
= 𝑖𝐶𝑚1 −
𝑑𝑡
𝑅𝐿𝐹

(6-14)
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𝑈𝐻𝑖𝑔ℎ
𝑑𝑣𝐶𝐻2 (𝑡)
=−
𝑑𝑡
𝑅𝐿𝐹
6.2.1

(6-15)

Operation in Backward Mode

In this mode, the energy flows from HVS to LVS, and the converter operates similar to a
buck converter, decreasing the voltage of dc-bus to the desired level of ESU connected to
LVS. The equivalent circuits of the converter in different intervals with the current paths
are illustrated in Figure 6.4.

(a)

(b)

(c)

Figure 6.2: Equivalent circuit of the proposed converter in forward mode. (a) Interval 1
and 3. (b) Intervals 2. (c) Interval 4.

The key waveform of the converter in backward mode is shown in Figure 6.3(b). The
interleaved gating pulses with the same duty-cycle of dB and a phase-shift of 180º are
applied to switches S3-S6. The gate pulse of switch S1 is complementary to that of switches
S3 and S6. Likewise, the gate signal of switch S2 is complementary to that of switches S4
and S5. Since the proposed converter can achieve a high step-down ratio when the dutycycle dB is less than 0.5 and the converter is working in CCM, the operation intervals and
analysis are illustrated only for this case. The operation intervals are described as follows.
Interval 1 [t0~t1]: As shown in Figure 6.4 (a), switches S1, S4, and S5 are turned on in this
interval. The part of load is supplied by energy stored of inductor L1. Meanwhile, the
energy stored of capacitor Cm2 is transferred to the inductor L2 and load. It can be seen that
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the capacitor CH1 is transferring the energy to the capacitor Cm2, the inductor L2, and load
as well. The equations (4)-(9) are valid for this interval.

(a)

(b)

Figure 6.3: Key waveforms of the proposed converter. (a) forward mode. (b) backward
mode.

Interval 2 [t1~t2]: At the beginning of this interval, the switches S4 and S5 get turned-off.
Figure 6.4 (b) shows the equivalent circuit of the converter in this interval. It can be seen
that the inductors L1 and L2 are supplying the load. The equations (1)-(3) are valid for this
interval.
Interval 3 [t2~t3]: In this interval, the switches S2, S3, and S6 are conducting the current.
The corresponding equivalent circuit is depicted in Figure 6.4 (c). It can be seen that the
inductor L2 is releasing the energy to LVS to supply the load. At the same time, the energy
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stored of capacitor Cm1 is transferred to the inductor L1 and load. Also, the capacitor CH2
is transferring the energy to the capacitor Cm1, the inductor L1, and load as well. The
equations (10)-(15) are valid for this interval.
Interval 4 [t3~t4]: At t3, the switches S1 and S2 are turned on. The equivalent circuit of
the converter is the same as that of Interval 2, illustrated in Figure 6.4 (b). It is clear that
the inductors L1 and L2 are supplying the load.

(a)

(b)

(c)

Figure 6.4: Equivalent circuit of the proposed converter in backward mode. (a) Interval
1 and 3. (b) Intervals 2. (c) Interval 4.
6.3 Steady-State Analysis of the Proposed Converter
To simplify the analysis, it is assumed that the voltage ripple of capacitors are so negligible
that they act like voltage source. Also, the switches are considered ideal.
6.3.1

Voltage Conversion Ratio

1) Forward Mode: The steady-state characteristics of the proposed converter can be
obtained by applying the voltage-second balance principle across inductors L1 and L2.
According to Figure 6.2(a)-(c), the equations describing forward mode operation can be
written as follows:
{

𝑑𝐹 . 𝑈𝐿𝑜𝑤 + (1 − 𝑑𝐹 ). (𝑈𝐿𝑜𝑤 − 𝑈𝑚1 + 𝑈𝐻1 ) = 0
𝑑𝐹 . 𝑈𝐿𝑜𝑤 + (1 − 𝑑𝐹 ). (𝑈𝐿𝑜𝑤 − 𝑈𝑚2 + 𝑈𝐻2 ) = 0
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(6-16)

Where dF is the duty cycle of switches S1 and S2 in the forward mode. According to Figure
6.3 (a)-(c) and applying Kirchhof Voltage Law to the circuit, the HVS voltage UHigh can be
defined by
𝑈𝐻𝑖𝑔ℎ = 𝑈𝐻1 + 𝑈𝐻2
{ 𝑈𝐻1 = 𝑈𝑚1 + 𝑈𝑚2
𝑈𝐻2 = 𝑈𝑚1 + 𝑈𝑚2

(6-17)

So, the voltage across the capacitors can be obtained by simplifying (16) and (17), given
as follows:
𝑈𝐿𝑜𝑤
1 − 𝑑𝐹
2𝑈𝐿𝑜𝑤
𝑈𝐻1 = 𝑈𝐻2 = 2𝑈𝑚1 =
1 − 𝑑𝐹
4𝑈𝐿𝑜𝑤
𝑈𝐻𝑖𝑔ℎ = 2𝑈𝐻1 =
{
1 − 𝑑𝐹
𝑈𝑚1 = 𝑈𝑚2 =

(6-18)

The voltage conversion ratio of the proposed converter in forward mode can be defined
as
𝑀𝐹 =

𝑈𝐻𝑖𝑔ℎ
4
=
𝑈𝐿𝑜𝑤
1 − 𝑑𝐹

(6-19)

2) Backward Mode: According to Figure 6.4 (a)-(c) and the voltage-second balance
principle across inductors L1 and L2, the stead-state characteristics of the proposed
converter in backward mode can be obtained as follows:
{

𝑑𝐵 . (𝑈𝐿𝑜𝑤 − 𝑈𝑚2 ) + (1 − 𝑑𝐵 ). 𝑈𝐿𝑜𝑤 = 0
𝑑𝐵 . (𝑈𝐿𝑜𝑤 − 𝑈𝑚1 ) + (1 − 𝑑𝐵 ). 𝑈𝐿𝑜𝑤 = 0

(6-20)

Where dB is the duty cycle of switches S3 – S6 in the forward mode. According to Figure
6.4 (a)-(c) and applying Kirchhof Voltage Law to the circuit, the voltage across capacitors
can be defined by
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𝑈𝐿𝑜𝑤
𝑑𝐵
2𝑈𝐿𝑜𝑤
𝑈𝐻1 = 𝑈𝐻2 = 2𝑈𝑚2 =
𝑑𝐵
𝑑𝐵 𝑈𝐻1 𝑑𝐵 𝑈𝐻𝑖𝑔ℎ
{ 𝑈𝐿𝑜𝑤 = 2 =
4
𝑈𝑚1 = 𝑈𝑚2 =

(6-21)

The voltage conversion ratio of the proposed converter in forward mode can be defined
as
𝑀𝐵 =
6.3.2

𝑈𝐿𝑜𝑤
𝑑𝐵
=
𝑈𝐻𝑖𝑔ℎ
4

(6-22)

Voltage Stress on Switches

The voltage stress across switches S1-S6 in forward mode can be calculated by
𝑈𝑆1 = 𝑈𝑆2 = 𝑈𝑚1 =
{

𝑈𝐿𝑜𝑤
1 − 𝑑𝐹

𝑈𝑆3 = 𝑈𝑆4 = 𝑈𝑆5 = 𝑈𝑆6 = 𝑈𝐻1

2𝑈𝐿𝑜𝑤
=
1 − 𝑑𝐹

(6-23)

The voltage stress across switches S1-S6 in backward mode can be calculated by
𝑈𝑆1 = 𝑈𝑆2 = 𝑈𝑚2 =
{
6.3.3

𝑈𝐿𝑜𝑤
𝑑𝐵

𝑈𝑆3 = 𝑈𝑆4 = 𝑈𝑆5 = 𝑈𝑆6 = 𝑈𝐻1

2𝑈𝐿𝑜𝑤
=
𝑑𝐵

(6-24)

Current Ripple

In the forward mode, the current ripples as a function of the duty cycle can be defined
by
𝑑𝐹 × (1 − 𝑑𝐹 ) × 𝑈𝐻𝑖𝑔ℎ
4𝐿 × 𝑓𝑠
(1 − 𝑑𝐹 ) × (2𝑑𝐹 − 1) × 𝑈𝐻𝑖𝑔ℎ
=
4𝐿 × 𝑓𝑠

∆𝑖𝐿1 = ∆𝑖𝐿2 =
∆𝑖𝐿𝑜𝑤
{

135

(6-25)

Where ∆𝑖𝐿1, ∆𝑖𝐿2, and ∆𝑖𝐿𝑜𝑤 are the current ripples of iL1, iL2, and iLow. For simplicity, it
is assumed that L1=L2=L.
In the backward mode, the current ripples can be derived as follows:
𝑑𝐵 × (1 − 𝑑𝐵 ) × 𝑈𝐻𝑖𝑔ℎ
4𝐿 × 𝑓𝑠
𝑑𝐵 × (1 − 2𝑑𝐵 ) × 𝑈𝐻𝑖𝑔ℎ
=
4𝐿 × 𝑓𝑠

∆𝑖𝐿1 = ∆𝑖𝐿2 =

{
6.3.4

∆𝑖𝐿𝑜𝑤

(6-26)

Built-in Equal Current Sharing Capability

The built-in equal current sharing is a characteristic of the proposed converter to divide
the input current equally between two phases without using extra circuitry. This is an
important step toward realizing a truly interleaved converter, where the input current can
be shared equally between two phases, which leads to the symmetrical performance in two
phases. From operation analysis of the converter in forward and backward mode, the
averaged-state equations can be obtained by using the state space averaging method, given
by (27)-(32), where Ceq1 = CH1Cm1 + CH1Cm2 + Cm1Cm2 and Ceq2 = CH2Cm1 + CH2Cm2 +
Cm1Cm2. Also, iL1, iL2, vm1, vm2, vH1, and vH2 represent the average state variables, IL1, IL2,
Um1, Um2, UH1, and UH2 denotes the dc values of average state variables. For the sake of
simplicity, it is assumed that CH1 = CH2 = CH and Cm1 = Cm2 = Cm. Since the derivative of
the average state variables are equal to zero in the steady-state, the following relation can
be derived from (27)-(32).
𝐼𝐿1 = 𝐼𝐿2 = (

𝑈𝐻𝑖𝑔ℎ
2
𝐷𝐹 𝐶𝑚
+
)
(1 − 𝐷𝐹 ) (1 − 𝐷𝐹 )𝐶𝐻 𝑅𝐿𝐹

(6-33)

From (33), it is obvious that the proposed topology has the built-in equal current sharing
characteristic.
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6.4 Design Considerations
6.4.1

Inductors

The inductors play an important role in the proposed converter by reducing the current
ripple. So, they should be selected accurately. Their values can be defined from (25), where
the current ripple of the LVS should be 20 %.
6.4.2

Switches

The voltage rating of switches can be determined from (23)- (24), which provide an
estimation for the voltage range. However, a safety margin of 150 % is considered to take
into account the effect of the parasitic elements.
6.4.3

Capacitors

The value of the capacitance should be selected based on the assumption made in the
previous sections that the capacitors work as a voltage source.
𝐶𝐻1 = 𝐶𝐻2 =

𝐶𝐿 =

𝐷𝐹 × 𝑈𝐻𝑖𝑔ℎ
∆𝑣𝐶𝐻1 × 𝑅𝐸𝑆𝑅 × 𝑓𝑠

(1 − 𝐷𝐹 ) × 𝑈𝐻𝑖𝑔ℎ
4 × ∆𝑣𝐶𝐿 × 𝑅𝐸𝑆𝑅 × 𝑓𝑠

𝐶𝑚1 = 𝐶𝑚2 =

𝐷𝐹 × 𝑈𝐻𝑖𝑔ℎ
∆𝑣𝐶𝑚1 × 𝑅𝐸𝑆𝑅 × 𝑓𝑠

(6-34)

(6-35)

(6-36)

Where ∆𝑣𝐶𝐻1 , ∆𝑣𝐶𝐿 , and ∆𝑣𝐶𝑚1 are the voltage ripples of capacitors CH1, CL, and Cm1.
6.4.4

Efficiency Analysis

The power losses in a bidirectional DC-DC converter includes five major components:
1) switching loss of switches, 2) conduction losses of switches, 3) conduction loss of
inductors, 4) core loss of inductors, and 5) conduction losses of capacitors. The proposed
converter losses can be approximated by the equations given in Table 6.1, where RL1, RL2,
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RCc1, RCc2, RCH1, and RCH2 are the equivalent series resistance of the inductors L1, L2, and
capacitors CC1, CC2, CH1, and CH2, respectively. Also, tfi, tri, COSSi refer to the fall time, rise
time, and the parasitic output capacitance of switch Si, respectively. In equation describing
core losses of inductors, a, b, and c are fitting parameters that can be found in the datasheet
of the core. Also, lL1, lL2, AL1, and AL2, B1, and B2 are the magnetic flux path lengths,
the cross-sectional areas, and ac magnetic flux density of the inductors L1 and L2,
respectively. The loss breakdown at full load for forward and backward modes are shown
in Figure 6. 8. As illustrated in Figure 6.12, the total losses of the converter in forward
mode are 58.3 W, in which the major losses come from power switches and inductors. The
conduction loss of switches accounts for 64% of the total losses.
The total loss can be calculated by
Ploss = 𝑃𝐿_𝑐𝑜𝑛𝑑 + 𝑃𝐿_𝑐𝑜𝑟𝑒 + 𝑃𝐶_𝑐𝑜𝑛𝑑 + 𝑃𝑆_𝑐𝑜𝑛𝑑 + 𝑃𝑆_𝑠𝑤

(6-37)

Table 6.1: Loss equations for key components.
Parameters
Conduction
Switches
(S1-S6)

loss
Switching
loss

Inductors

Core loss

(L1 and
L 2)

Winding loss

Conduction loss of

Value
𝑃𝑆−𝑐𝑜𝑛𝑑 = 𝑅𝐷𝑆(𝑜𝑛) [

2
2
𝐼𝐿𝑉𝑆
𝐷(1 − 𝐷)𝑈𝐿𝑜𝑤
(77 − 41𝐷) +
]
36
3𝐿2 𝑓𝑠2

𝑃𝑆𝑖−𝑠𝑤 = 𝑓𝑠 (0.5𝑉𝑆𝑖 𝐼𝑆𝑖 (𝑡𝑟𝑖 + 𝑡𝑓𝑖 ) + 0.5𝑉𝑆𝑖2 𝐶𝑂𝑆𝑆𝑖 )
𝑃𝐿−𝑐𝑜𝑟𝑒 = 𝑙𝐿1 𝐴𝐿1 (𝑎∆𝐵1𝑏 𝑓𝑠𝑐 ) + 𝑙𝐿2 𝐴𝐿2 (𝑎∆𝐵2𝑏 𝑓𝑠𝑐 ))
𝑃𝐿−𝑐𝑜𝑛𝑑 = (𝑅𝐿1 + 𝑅𝐿2 ) [
𝑃𝐶−𝑐𝑜𝑛𝑑 = (𝑅𝐶𝑐1 + 𝑅𝐶𝑐2 )

Capacitors

2
2
𝐼𝐿𝑉𝑆
𝐷𝑈𝐿𝑜𝑤
+
]
4
12𝐿2 𝑓𝑠2

2
𝐼𝐿𝑉𝑆
(1 − 𝐷)
8

+ (𝑅𝐶𝐻1 + 𝑅𝐶𝐻2 )
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2
𝐼𝐿𝑉𝑆
𝐷 2 (1 − 𝐷)
16

The conduction and core losses of the three inductors can be calculated using (6-38) and
(6-39), where RL1, RL2, RL3, lc1, lc2, lc3, Ac1, Ac2, Ac3, ∆B1, ∆B2, and ∆B3 are the equivalent
series resistances of the three inductors, the magnetic flux path lengths of the three
inductors’ cores, the cross sectional areas of the three inductors’ cores, and ac magnetic
flux density of the three inductors.
𝑖=3
2
𝑃𝐿_𝑐𝑜𝑛𝑑 = ∑ 𝐼𝐿𝑖
𝑅𝐿𝑖

(6-38)

𝑖=1
𝑖=3

𝑃𝐿_𝑐𝑜𝑟𝑒 = ∑ 𝑙𝑐𝑖 𝐴𝑐𝑖 (𝑎 ∆𝐵𝑖𝑏 𝑓𝑠𝐶 )

(6-39)

𝑖=1

Equation (19), is the empirical Steinmetz equation, and a, b, and c are fitting values and
can be extracted from the core manufacturer datasheet. The conduction loss of the
capacitors can be extracted via (20), where RC1 → RC6 are the equivalent series resistances
of the six capacitors.
𝑃𝐶 =

2
∆𝑖𝐿1
𝑑1 2
𝑅𝐶1 +
𝐼 (4𝑅𝐶2 + 𝑅𝐶3 + 4𝑅𝐶4 + 𝑅𝐶5 + 𝑅𝐶6 )
12
1 − 𝑑1 𝐻

(6-40)

The conduction losses of the switches can be derived using (21), where RS1 → RS4 are
the on resistances of the switches. The switching loss of the switches can be calculated by
(22) and (23), noting that the switching loss is only considered for the main switches for
the considered mode of operation and discarded for the synchronous rectifiers (because
they realize ZVS during turn-on and turn-off transitions). Equation (23) is used to calculate
the switching loss for any of the four switches, where 𝑡𝑟𝑖 , 𝑡𝑓𝑖 , and 𝐶𝑂𝑆𝑆𝑖 are the rising and
falling times, and the parasitic output capacitance of switch Qi.
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2
PQ_cond =𝐼𝐻

PQ_sw = {

((

3√𝑑1
1−𝑑1

2

𝑅𝑆2 +𝑅𝑆3 +𝑅𝑆4

) 𝑅𝑆1 + (

𝑃𝑄1_𝑠𝑤
𝑃𝑄2_𝑠𝑤 + 𝑃𝑄3_𝑠𝑤 + 𝑃𝑄3_𝑠𝑤

1−𝑑1

))

(Step-up mode)
(Step-down mode)

PQi_sw = 𝑓𝑠 (0.5𝑉𝑄𝑖 𝑖𝑄𝑖 (𝑡𝑟𝑖 + 𝑡𝑓𝑖 ) + 0.5𝑉𝑄𝑖 2 𝐶𝑂𝑆𝑆𝑖 )

(6-41)

(6-42)

(6-43)

Finally, the efficiency ƞ can be calculated using (24):
𝑉𝐿 𝐼𝐿

Ƞ={

(Step-up mode)

𝑉𝐿 𝐼𝐿 +𝑃𝐿𝑜𝑠𝑠
𝑉𝐻 𝐼𝐻

(6-44)
(Step-down mode)

𝑉𝐻 𝐼𝐻 +𝑃𝐿𝑜𝑠𝑠

6.5 Performance Comparison
To show the effectiveness of the proposed converter, a comparison is given in this
section. Table 6.1 summarizes the passive and active components count, voltage
conversion ratio, voltage stress of switches, and the maximum measured efficiency for
SGIBC and recent BDCs. In Table 6.1, MF and MB denote the voltage gain in forward and
backward mode, respectively. By employing the voltage quadrupler stage, SGIBC
outperforms other circuits regarding the voltage conversion ratio, as depicted in Figure 6.5.
The voltage gain of different converters in forward mode are shown in Figure 6.5 (a),
implying that the voltage conversion ratio of the SGIBC notably is higher than that of other
converters. Even though the voltage gain of the converter in [26] exceeds that of the SGIBC
for duty cycle (dF) more than 0.82, which corresponds to the voltage gain of 22 that is not
in the operating range. Moreover, the converter in [26] utilizes more semiconductors and
passive components than other BDC counterparts, suffering from reduced power density
and efficiency. As shown in Figure 6.5(b), the proposed converter provides lowest voltage
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conversion ratio in backward mode. Regarding the voltage stress of switches, SGIBC offers
much lower voltage stress compared to other BDCs, which enables the designer to utilize
a switch with smaller on-resistance RDS(ON) resulting in higher efficiency.
Since the cost of switches dominates the other components costs in a BDC, a comparison
of cost of the switches is carried out, which evaluates the converters by comparing the
voltage and current stress imposed on the switches.

TABLE 6.2: COMPARISON BETWEEN THE PROPOSED CONVERTER AND OTHER
BIDIRECTIONAL CONVERTERS
Topology
Number of
Componen
ts
Voltage
conversion
ratio

Switch
Inductor
Capacitor
Forward
Mode (MF)
Backward
mode (MB)

Voltage stress (US/ULow)

Convent
ional
IBDC
4
2
2
1
1 − 𝑑𝐹
𝑑𝐵

𝑀𝐹

𝑀𝐹
2

1 kW

0.5

Rated output power

Maximum
efficiencies

Forward
Mode
Backward
Mode

TLB
DC
[6]
4
2
3
2
1 − 𝑑𝐹
𝑑𝐵
2

Convert
er [23]

Converte
r [25]

Converter
[26]

SGIB
C

4
3
4
1 + 3𝑑𝐹
1 − 𝑑𝐹
𝑑𝐵
4 − 3𝑑𝐵
3 + 𝑀𝐹
2

5
2
4
3 + 𝑑𝐹
1 − 𝑑𝐹
𝑑𝐵
4 − 𝑑𝐵
1 + 𝑀𝐹
4

7
5
6
3 − 𝑑𝐹
3(1 − 𝑑𝐹 )2
3𝑑𝐵2
2

6
2
5
4
1 − 𝑑𝐹
𝑑𝐵
4
𝑀𝐹
4

3 + 𝑀𝐹
4

1 + 𝑀𝐹
2

0.2 kW

𝑀𝐹 (1 − 𝑋𝑆 )*

0.2 kW

𝑀𝐹 − 2
(1
2
− 𝑋𝑆 )
0.2 kW

2 kW

𝑀𝐹
2

kW
94.3

-

96.8

=97.1

97.0

97.3

94.5

-

-

-

94.5

97.4

𝑋𝑆 =

*

1+√(6𝑀𝐹 −1)2 −36𝑀𝐹 (𝑀𝐹 −1)
6𝑀𝐹
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(a)
(b)
Figure 6.5: Comparison of the voltage conversion ratio. (a) Forward mode. (b)
Backward mode

This comparison is carried out between SGIBC and other BDCs with lowest voltage stress,
namely converter introduced in [22] and TLBDC. According to [30], the total switch stress
gives a rough estimate for the cost of the switches of a converter, which is defined by
𝑘

𝑆 = ∑ 𝑉𝑗 𝐼𝑗

(6-45)

𝑗=1

Where k is the number of switches. In (10), Vj and Ij represent the maximum voltage and
current stress of switch j, respectively. The total switch stress of SGIBC, TLBDC, and
converter introduced in [22] are expressed by (20)-(22). To simplify these formulas, it is
assumed that the converter is designed to work at a single operating point with switching
frequency fs, HVS power PH, and HVS voltage UHigh. Figure 6.6 (a) illustrates the total
switches stress for different converters. It can be seen that the proposed converter operates
more efficient than other converters in spite of using more semiconductor devices., except
for the converter introduced in [26]. Therefore, the proposed converter offers a highefficiency power conversion with lower cost.
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𝑆𝑇𝐿𝐵𝐷𝐶 =

𝑃𝐻 𝑈𝐻𝑖𝑔ℎ 𝑈𝐻𝑖𝑔ℎ 𝑈𝐿𝑜𝑤
2𝑈𝐿𝑜𝑤
+
(1 −
)
2𝑈𝐿𝑜𝑤
4𝐿𝑓𝑠
𝑈𝐻𝑖𝑔ℎ

3𝑈𝐻𝑖𝑔ℎ 𝑈𝐿𝑜𝑤
3𝑈𝐻𝑖𝑔ℎ 𝑈𝐿𝑜𝑤
2𝑈𝐿𝑜𝑤
𝑆𝐶𝑜𝑛𝑣𝑒𝑟𝑡𝑒𝑟 [22] = 𝑃𝐻 (
+
)+
(1 −
)
4𝑈𝐿𝑜𝑤 𝑈𝐻𝑖𝑔ℎ
4𝐿𝑓𝑠
𝑉𝐻
𝑆𝑆𝐺𝐼𝐵𝐶 = 𝑃𝐻 (

𝑈𝐻𝑖𝑔ℎ 7𝑈𝐿𝑜𝑤
𝑈𝐻𝑖𝑔ℎ 𝑈𝐿𝑜𝑤
4𝑈𝐿𝑜𝑤
+
)+
(1 −
)
4𝑉𝐿
8𝑈𝐻𝑖𝑔ℎ
8𝐿𝑓𝑠
𝑈𝐻𝑖𝑔ℎ

(6-46)

(6-47)

(6-48)

Note to find the inductance L, the current ripple can be calculate using (6). According to
(6), the maximum of current ripple happens when dF = 0.75. Correspondingly, the
maximum inductor current ripple can be defined as
∆𝑖𝐿𝑜𝑤𝑚𝑎𝑥 =

𝑈𝐻𝑖𝑔ℎ
32𝐿 × 𝑓𝑠

(6-49)

According to (6-14), the inductance L can be calculated by
𝐿≥

𝑈𝐻𝑖𝑔ℎ
32∆𝑖𝐿𝑜𝑤𝑚𝑎𝑥 × 𝑓𝑠

(6-50)

From (6-50) and Figure 6.6(b), it is clear that the inductance L of SGIBC is half of the
inductance of the converter introduced in [22] and TLBDC for the same switching
frequency and the current ripple ∆𝑖𝐿𝑜𝑤𝑚𝑎𝑥 . It implies that the volume and weight of the
inductor of proposed converter is notably lower than that of other BDCs.
6.6 Analysis of The Dynamic Performance
In this section, the small-signal models of the proposed converter in forward mode is
derived. It is noteworthy that the capacitor currents iCc1(t) and iCc2(t) are mutually coupled;
so, their equivalent series resistance is taken into account to avoid the invalid state
variables.
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(a)
(b)
Figure 6.6: Comparison of the total switch stress S and normalized current ripple. (a)
Total switch stress S. (b) Current ripple.

Figure 6.7: Voltage gain of the compared converters in the step-down mode versus the
duty cycle.

Except for capacitors CC1 and CC2, it is assumed that the inductors, capacitors, and the
switches are ideal. With state space averaging method, the small signal AC equation can
be obtained as (25).
The control-to-output transfer function in forward mode can be derived in complex
frequency domain by employing the experimental parameters given in Table 6.3, which is
given in (6-51). Similarly, the control-to-output transfer function in backward mode can be
derived in complex frequency domain as (6-52).
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𝐺̂𝑢𝐻𝑑𝐹 =

𝑢̂𝐻𝑖𝑔ℎ (𝑠)
𝑎1 𝑆 5 + 𝑎2 𝑆 4 + 𝑎3 𝑆 3 + 𝑎4 𝑆 2 + 𝑎5 𝑆 + 𝑎6
= 6
𝑆 + 𝑏1 𝑆 5 + 𝑏2 𝑆 4 + 𝑏3 𝑆 3 + 𝑏4 𝑆 2 + 𝑏5 𝑆 + 𝑏6
𝑑̂𝐹 (𝑠)

(6-51)

Where a1=−2.5 × 104 , a2=−1.7 × 1010 , a3=−1.1 × 1015 , a4=−4.1 × 1017 , a5=−2.5 × 1025 ,
a6=6.7 × 1029 , b1=7.2 × 106 , b2=1.6 × 1011 , b3=3.5 × 1015 , b4=4.5 × 1017 , b5=1.5 × 1022 , and
b6=8.5 × 1025 .
𝐺̂𝑢𝐿𝑑𝐵 =

𝑢̂𝐿𝑜𝑤 (𝑠)
𝑎1 𝑆 5 + 𝑎2 𝑆 4 + 𝑎3 𝑆 3 + 𝑎4 𝑆 2 + 𝑎5 𝑆 + 𝑎6
= 6
𝑆 + 𝑏1 𝑆 5 + 𝑏2 𝑆 4 + 𝑏3 𝑆 3 + 𝑏4 𝑆 2 + 𝑏5 𝑆 + 𝑏6
𝑑̂𝐵 (𝑠)
𝐺𝐶 (𝑠) = 𝐾𝑝 +

𝐾𝑖
𝑠

(6-52)

(6-53)

Where a1=6.5 × 108 , a2=7.6 × 1012 , a3=3.1 × 1019 , a4=2.6 × 1023 , a5=8.1 × 1027 , a6=1.7 × 1031 ,
b1=2.3 × 105 , b2=2.6 × 1011 , b3=1.8 × 1016 , b4=9.5 × 1019 , b5=3.5 × 1023 , and b6=4.5 × 1026 .
In order to make the proposed converter achieve the better output voltage performance, As
shown in Figure 6.8, an output voltage control strategy is adopted to improve the output
voltage performance of the proposed converter, where GuHdF(s) denotes the transfer function
of the converter, Gm(s) denotes the transfer function of the pulse-width modulator, H(s)
refers to the feedback transfer function, and Gc(s) is the voltage controller. In the adopted
voltage control scheme, the transfer functions Gm(s) and H(s) are unitized. So, the transfer
function Gc(s) is designed in a way that the better closed-loop operation can be gained. The
transfer function Gc(s) is a proportional-integral (PI) controller, defined by (29), where
values Kp-F = 0.0002, and Ki-F = 0.0005 in forward mode, and Kp-B = 0.08, and Ki-B = 0.002
in backward mode are adopted in the experiments.
6.7 Experimental Results
To validate the feasibility of the proposed converter, a laboratory prototype is
implemented, shown in Figure 6.9. The specifications of the converter and component
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parameters are presented in Table 6.2. In this section, two operation modes are investigated,
namely: Forward mode and backward mode.
6.7.1

Forward Mode

The experimental results for forward mode are shown in Figure 6.8, where the LVS is
connected to a voltage source ULow = 50 V and HVS is connected to a resistive load RLF =
320 Ω, and duty-cycle is 0.76. Figure 6.10 (a) illustrates the gate-source voltage of switch
S1 and S2 and inductor currents iL1 and iL2. It is obvious that the current ripples of inductors
are consistent with the theoretical values obtained by (6). Interleaved operation paves the
way for increasing the effective switching frequency, which leads to a smaller current
ripple and inductors. Note that there is no voltage ringing in the gate-pulse due to correct
PCB design by minimizing the parasitics inductance. The voltage of capacitors Cm1, Cm2,
CH1, and CH2 are demonstrated in Figure 6.10 (b). According to (3), the average capacitor
voltages can be calculated as follows: Um1=205V, Um2=205V, UH1=410V, and UH2=410V,
which are in a good agreement with the experimental results. Moreover, the voltage ripples
of capacitors are small enough that confirms the correctness of the design of capacitors.
The voltage stress across switches S1, S2, and S3 are shown in Figure 6.10 (c). Also, the
voltage stress across switches S4, S5, and S6 are shown in Figure 6.10 (d). It can be seen
that the voltage stresses of switches are much lower than the voltage of HVS UHigh;
therefore, switches with small on-resistance RDS(ON) can be employed leading to higher
efficiency. The current waveforms of the switches S1, S2, and S3 are shown in Figure 6.10
(e).
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Figure 6.8: Voltage control strategy.
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TABLE 6.3: EXPERIMENT PARAMETERS AND COMPONENTS
Parameters and Components

Values

Rated power PHigh

2 kW

Switching frequency fs

100 kHz

High-side voltage UHigh

800 V

Low-side voltage ULow

50-100 V

Power Switches

GS66516B-E01-MR

Inductors L1, L2

100 µH

Capacitors Cm1, Cm2

10 µF

Capacitors CH1, CH2

220 µF

Microcontroller

TMS320f28335

Figure 6.9: A photograph of laboratory prototype.
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(a)

(b)

(c)
(d)
Figure 6.10: Experimental results for forward mode. (a) Gate-source voltage of switches
S1 and S2 and Inductor currents. (b) Capacitor voltages. (c) Voltage stresses on switches
S1, S2, and S3. (d) Voltage stresses on switches S4, S5, and S6.

6.7.2

Backward Mode

The experimental results for forward mode are shown in Figure 6.11, where the HVS is
connected to a voltage source UHigh = 800 V and LVS is connected to a resistive load RLB
= 3.2 Ω, and duty-cycle is 0.39. Figure 6.11 (a) illustrates the gate-source voltage of switch
S1 and inductor currents iL1 and iL2. It is obvious that the current ripples of inductors are
consistent with the theoretical values obtained by (11).
The voltage of capacitors Cm1, Cm2, CH1, and CH2 are demonstrated in Figure 6.11 (b).
According to (8), the average capacitor voltages can be calculated as follows: Um1 = 202V,
Um2 = 202V, UH1 = 405V, and UH2 = 405V, which are in a good agreement with the
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experimental results. Moreover, the voltage ripples of capacitors are small enough that
confirms the correctness of design of capacitors. The voltage stresses across switches S1,
S2, and S3 are shown in Figure 6.11 (c). Also, the voltage stresses of switches S4, S5, and
S6 are shown in Figure 6.11 (d).

(a)

(b)

(c)
(d)
Figure 6.11: Experimental results for backward mode. (a) Gate-source voltage of
switches S1 and S2 and Inductor currents. (b) Capacitor voltages. (c) Voltage stresses on
switches S1, S2, and S3. (d) Voltage stresses on switches S4, S5, and S6.

It can be seen that the voltage stress of switches are much lower than the voltage of HVS
UHigh; therefore, switches with small on-resistance RDS(ON) can be employed that contributes
to higher efficiency. The current waveforms of the switches S1, S2, and S5 are shown in
Figure 6.11 (e).
The loss breakdown at full load for forward and backward modes are shown in Figure 6.12.
As illustrated in Figure 6. 10(a), the total losses of the converter in forward mode are 58.3
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W, in which the major losses come from power switches and inductors. The conduction
loss of switches accounts for 64% of the total losses. The loss breakdown in backward
mode is shown in Figure 6. 10(b), where the total losses of the converter are 57.1 W. By
analyzing the power loss distribution, it is evident that the conduction loss of switches is
the significant loss that accounts for 62% of the total losses.
To measure the efficiency of the converter in different power levels, a power analyzer
(Tektronix PA3000) was used. Figure 6.13 shows the measured and calculated efficiency
curves for forward and backward modes. Form Figure 6.13 (a), it can be seen that the
maximum efficiency happens at 600 W, where the maximum calculated efficiency for
forward and backward modes are 97.5% and 97.6%, respectively. The maximum measured
efficiency for forward and backward modes are 97.3% and 97.4%, respectively. At full
load, the calculated efficiency values for forward and backward modes are 97.1% and
97.2%, respectively. Also, the values of measured efficiency at full load for forward and
backward modes are 96.9% and 97%, respectively. There is a satisfactory agreement
between the calculated and measured efficiency. A comparison of the efficiency of the
proposed converter in forward and backward mode are given in Figure 6.13 (b) and (c),
respectively. It is clear that the proposed converter offers the highest efficiency due to the
low voltage stress of switches, low conduction losses of switches, and soft-switching
performance.
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(a)
(b)
Figure 6.12: Calculated power loss distributions for the experiment. (a) forward mode.
(b) backward mode.

(a)
(b)
(c)
Figure 6.13: efficiency curves. (a) Experimental and calculated results. (b) comparison
of efficiency in forward mode. (c) comparison of efficiency in backward mode.
6.8 Conclusion
In this chapter, a steep-gain interleaved bidirectional DC-DC converter with intrinsic
voltage-quadrupler and reduced total switch stress has been proposed. Charging the
capacitors in parallel and then delivering the energy through different paths during the
discharging process is the operating principle of SGIBC in forward mode to achieve high
voltage conversion ratio. On the other hand, in backward mode, the switched capacitors
are charged in series and discharged in parallel, which provides a high step-down gain. Due
to the capacitive voltage divider, the voltage stress across the switches becomes smaller,
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which facilitates employing lower voltage rating switches. Consequently, a significant
reduction in switching and conduction losses is realized. Moreover, the proposed converter
possesses the built-in equal current sharing feature without adopting extra circuitry. A 2kW laboratory prototype using gallium-nitride switches is implemented to validate the
proposed concept. It can be seen that the experimental results show agreement with the
theoretical analysis. Therefore, the proposed topology is appropriate for applications
demanding bidirectional power flow with a wide voltage range, such as interfacing the UC
with the dc bus in EV systems.
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Chapter 7

Experimental Verification of a GaN-Based Double-Input Soft-

Switched DC/DC Converter for Hybrid Electric Vehicle Applications with
Hybrid Energy Storage System
7.1

Introduction

In the drivetrain of a fuel cell-powered electric vehicle (FCEV), double-input
converter plays a critical role by transferring the power from battery and fuel cell (FC) to
an ultra-capacitor (UC) during acceleration and from UC to the battery during braking. As
battery and FC have unregulated low voltage, the converter should provide a high voltage
gain as well as an efficient power conversion. In this chapter, a double-input three-level
converter composed of Buck-Boost-Half-Bridge (BBHB) modules is proposed for
automotive applications. The proposed converter can supply the load in the absence of FC
or battery. The converter takes advantage of active clamp configuration in terms of
reducing the voltage stress across switches and providing soft-switching performance.
Consequently, the converter’s overall performance in terms of switching losses and cost
can be considerably improved. The switching scheme doubles the effective switching
frequency, which, in turn, reduces the size of the boost inductors to enhance power density.
The operational characteristics of the converter and comparison with state-of-the-art
converters are given in this chapter. Finally, a 4 kW, 100 kHz prototype using GaN
switches is implemented to validate the proposed concept.
7.2 Proposed Double-Input Three-Level DC-DC Converter
Figure 7.1(a) illustrates the general configuration of powertrain for a fuel cell-powered EV
with hybrid energy storage, named parallel active hybrid. Including two DC/DC
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converters, a DC/AC inverter and an electrical motor, this configuration is mainly reported
in the literature. Conventional two-level bidirectional converter has been typically
suggested as an effective circuit due to its simple design and ease of control. The main
drawback of this topology is the high voltage stress of the switches that bring about higher
switching losses and cost. Moreover, two bulky boost inductors are required that increases
the volume and the weight of the converter, especially for high power applications.
In the drivetrain of a fuel cell-powered EV shown in Figure 7.1(b), the power is transferred
to the DC bus from a battery via a bidirectional dc-dc converter during propulsion. During
regenerative braking, the power flows from DC bus to the battery, which allows the battery
to be charged. In this system, an FC stack is utilized to enhance the vehicle operating range.

(a)
(b)
Figure 7.1: Block diagram of a fuel-cell-powered EV with hybrid energy storage. (a)
using separate converters. (b) Proposed integrated double-input converter.

The proposed converter is shown in Figure 7.2, which consists of four switches S1-S4, two
boost inductors LB1 and LB2, and two DC bus capacitors CDC1 and CDC2. Basically, the
proposed double-input three-level converter is developed by merging two BBHB
converters which are connected in such a way that the voltage gain is enhanced, and the
voltage stress of the switches is considerably decreased.
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Figure 7.2: Proposed three-level double-input DC/DC converter.
The states of the switches S2 and S1 are defined by a switching function f1(t) and its
complementary function, respectively, which is given by (1). Similarly, the switching
function f2(t) and its complementary functions determine the states of the switches S3 and
S4, respectively. In (1), TS is the switching period, and k is an integer.
1,
𝑓1 (𝑡) = {
0,

𝑘𝑇𝑆 < 𝑡 ≤ 𝑇𝑆 (𝑘 + 0.5𝑑23 )𝑎𝑛𝑑 (𝑘 + 1 − 0.5𝑑23 )𝑇𝑆 < 𝑡 ≤ 𝑇𝑆 (𝑘 + 1)
(𝑘 + 0.5𝑑23 )𝑇𝑆 < 𝑡 ≤ 𝑇𝑆 (𝑘 + 1 − 0.5𝑑23 )

(7-1)

𝑓2 (𝑡)
1,
={
0,

𝑇𝑆
𝑇𝑆
≤ 𝑇𝑆 (𝑘 + 0.5𝑑23 )𝑎𝑛𝑑 (𝑘 + 1 − 0.5𝑑23 )𝑇𝑆 < 𝑡 − ≤ 𝑇𝑆 (𝑘 + 1)
2
2
𝑇𝑆
(𝑘 + 0.5𝑑23 )𝑇𝑆 < 𝑡 − ≤ 𝑇𝑆 (𝑘 + 1 − 0.5𝑑23 )
2
𝑘𝑇𝑆 < 𝑡 −

Figure 7.3 shows the switching scheme for the proposed converter, in which the carriers
are triangular signals Vtri1 and Vtri2, and d23 is the duty cycle of switches S2 and S3 (ds2=
ds3= d23). According to the value of the duty cycle d23 and the switching scheme, there are
four different states: A, B, C, and D. The current and voltage key waveforms for d23>0.5
and d23<0.5 are shown in Figure 7.3 (a) and (b), respectively. The operation states for
forward and backward modes are illustrated in Figure 7.4 and Figure 7.5, respectively.
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(a)
(b)
Figure 7.3: Different operation states for forward operation. (a) d23 > 0.5 (b) d23 <
0.5.

7.3 Operation Scenarios
According to the generated power of main source (FC), the battery state-of- charge, and
the load, the operation of the converter can be divided into four scenarios which are
described as follows:
7.3.1

Scenario I (FC supplies the load while the battery is not used)

This scenario happens when the main energy source (fuel cell) can solely supply the load.
In this scenario, the converter works similar to a single-input single-output converter. The
operation states for this scenario are illustrated in Figure 7. 4.
State A (S2 = S3=1): In this state, both switches S2 and S3 are turned-on, shown in Figure
7.4(a). So, the energy stored in the filter inductor LB1 is released into the capacitor CDC1.
The clamp capacitor CDC1 limits the voltage stress of switch S1 to half of the DC-bus
voltage VDC.
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State B (S3=1 and S2 =0): In this state, the inductor current iLB2 goes through the switches
S1 and S3. As depicted in Figure 7.4 (b), the load is supplied by the energy stored in the
capacitor CDC2. Meanwhile, the inductor LB1 is being charged by FC.
State C (S3=0 and S2 =1): As shown in Figure 7.4 (c), during this mode, the energy stored
in the inductor LB2 and capacitor Caux is transferred to the clamp capacitor CDC2. The clamp
capacitor CDC2 limits the voltage stress of switch S3 to the voltage VDC2.
State D (S3=0 and S2 =0): If the duty cycle is less than 0.5, this operation mode happens.
As shown in Figure 7.4 (d), the clamp circuit confines the voltage stress of switches S2 and
S3 to the voltage of VDC1 and VDC2, respectively. Meanwhile, the inductor LB1 is being
charged by FC.

(a)

(b)

(c)
(d)
Figure 7.4: Operation states during scenario I. (a) State A. (b) State B. (c) State C. (d)
State D.
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7.3.2

Scenario II (FC and battery supply the load)

When the generated power of fuel cell is not enough to supply the load, the battery will
discharge to feed the load. In this scenario, the converter operates like a double-input
single-output converter. Based on the value of duty cycles d1 and d2, the converter can work
in different states A, B, C, and D, which are illustrated in Figure 7.5. In special case, if the
FC generated power is zero, which happens at the starting the car due to the long start-up
time of the fuel cell or when the car is run out of fuel cell gas, the battery can supply the
load. So, still the analyses given in this section are valid.
State A (S2 = S3=1): In this mode, both switches S2 and S3 are turned-on, shown in Figure
7.5 (a). So, the battery energy has been stored in the filter inductor LB2. The clamp capacitor
CDC1 limits the voltage stress of switch S1 to half of the DC-bus voltage VDC. Meanwhile,
the capacitor CDC1 is charged by FC and the filter inductor LB2 during this state.
State B (S3=1 and S2 =0): In this state the load is supplied by the energy stored in the
capacitor CDC2. Also, the inductor current iLB2 goes through the switches S1 and S3.
Meanwhile, the DC-bus capacitor CDC1 is being charged by the energy stored in the
inductor LB2 and battery.
State C (S3=0 and S2 =1): As shown in Figure 7.5 (c), in this state, the energy stored in the
inductor LB2 and battery is transferred to the clamp capacitor CDC2. Also, the capacitor CDC1
is charged by the inductor LB1 and FC. The clamp capacitor CDC1 limits the voltage stress
of switch S3 to half of the DC-bus voltage VDC.
State D (S3=0 and S2 =0): If the duty cycle is less than 0.5, this operation mode happens.
As shown in Figure 7.5 (d), the clamp circuit confines the voltage stress of switches S2 and
S3 to the voltage of VDC1 and VDC2, respectively. In this state, the inductor is transferring
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the battery energy to the DC-bus capacitors. Meanwhile, the inductor LB1 is being charged
by FC.

(a)

(b)

(c)
(d)
Figure 7.5: Operation states during scenario II. (a) State A. (b) State B. (c) State C. (d)
State D.

To calculate the DC Bus-voltage-to-battery-voltage ratio, it is assumed that the converter
works in continuous conduction mode (CCM). Moreover, the voltage across the DC bus
capacitors CDC1 and CDC2 are equal (VDC1 = VDC2 = 0.5VDC). According to Figure 7.4(a) and
by applying the voltage-second balance principle to the inductor LB2 and analyzing its
current ripple, the voltage conversion ratio can be determined as follows:
𝑉𝐷𝐶
2
=
𝑉𝐵𝑇 1 − 𝑑𝑒
Where de is defined by
𝑑𝑒 = (𝑑𝑠2 − 0.5) + (𝑑𝑠3 − 0.5)
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(7-2)

(7-3)

Assuming that the duty cycle of switches S2 and S3 are equal, the effective duty-cycle de
can be expressed as
𝑑𝑒 = 2𝑑23 − 1

(7-4)

Now, if d23 < 0.5, the voltage conversion ratio can be written as
𝑉𝐷𝐶
2
=
𝑉𝐵𝑇 2 − 𝑑𝑒

(7-5)

In this case, the effective duty-cycle de is defined by
𝑑𝑒 = (𝑑𝑠2 + 𝑑𝑠3 ) = 2𝑑23
7.3.3

(7-6)

Scenario III (FC supplies the load while battery is charged by the extra

power)
In this scenario, FC can generate the power more than the power demanded by the load;
so, the battery is charged by extra power. In this scenario, the converter works as a singleinput double-output converter. There are four different states A, B, C, and D based on the
value of duty cycles d1 and d2, which are shown in Figure 7.6. In this scenario, the operation
states are the same as those in Scenario II, except that the inductor current iLB2 goes in the
reverse direction.
7.3.1

Scenario IV (regenerative braking mode)

In this scenario, the motor is working in the regenerative braking mode; so, the direction
of power flow changes and the battery can be charged by the energy coming from DC bus.
In this scenario, the converter works similar to a single-input single-output buck converter.
The operation states during this scenario are shown in Figure 7.7, in which the current is
flowing from DC bus to the battery.
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(a)

(b)

(c)
(d)
Figure 7.6: Operation states during scenario III. (a) State A. (b) State B. (c) State C. (d)
State D.

State A (S2 = S3=1): This state starts when the turn-off signals are applied to the switches
S1 and S4. In this state, the inductor current iLB2 will go through the switches S2 and S3. As
depicted in Figure 7.7(a), the energy stored in inductor LB1 is transferred to battery, so the
battery is being charged in this mode.
State B (S3=1 and S2 =0): In this state, the switches S2 and S4 are turned off and the switches
S1 and S3 conduct the current in negative direction, shown in Figure 7.7 (b). The clamp
circuit confines the voltage stress of switches S2 and S4 to the voltage of VDC1 and VDC2,
respectively.
State C (S3=0 and S2 =1): when the gate signal of switch S1 is removed this state starts. As
shown in Figure 7.7 (c), the battery is being charged by the total energy stored in inductor
LB2 and capacitor CDC2. The clamp capacitor CDC1 limits the voltage stress of switch S1 to
half of the DC-bus voltage VDC.
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State D (S3 = S2 =0): If the duty cycle is less than 0.5, this operation state happens. This
state starts when both switches S2 and S3 are turned off. After this moment, the current goes
through the switches S1 and S4. Meanwhile, the energy stored in both inductor LB2 and the
DC-bus capacitors charges the battery, as illustrated in Figure 7.7 (d).

(a)

(b)

(c)
(d)
Figure 7.7: Operation states during scenario IV. (a) State A. (b) State B. (c) State C. (d)
State D.

7.4 Design Considerations
7.4.1

Magnetic Inductors LB1 and LB2

To design the inductance, three parameters should be considered: inductance, losses, and
the maximum current to estimate the peak flux density.
1)

Inductance LB1: The inductance can be determined as a function of the battery

current ripple ∆𝑖𝐵𝑇 , duty cycle, switching frequency fs, and DC bus voltage as follows:
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∆𝑖𝐵𝑇

𝑉𝐷𝐶 (1 − 2𝑑23 )𝑑23
,
2𝐿𝐵2 𝑓𝑠
=
𝑉𝐷𝐶 (1 − 𝑑23 )(2𝑑23 − 1)
,
2𝐿𝐵2 𝑓𝑠
{

𝑑23 ≤ 0.5
(7-7)
𝑑23 > 0.5

The maximum battery current ripple occurs at 0.25 and 0.75 duty cycles, which can be
calculated by
∆𝑖𝐵𝑇,𝑚𝑎𝑥 =

𝑉𝐷𝐶
16𝐿𝐵2 𝑓𝑠

(7-8)

Accordingly, the inductance LB2 can be obtained by following equation:
𝐿𝐵2 ≥

𝑉𝐷𝐶,𝑚𝑎𝑥
16∆𝑖𝐵𝑇,𝑚𝑎𝑥 𝑓𝑠

(7-9)

Where VDC,max is the maximum voltage of DC bus. From (8), it can be clearly understood
that the required inductance for the same current ripple and the switching frequency for the
proposed converter and 2LBIC is 25% of that for 2LBC.
2)

Inductor Losses PL: The inductor losses are composed of two components, copper

loss PLCU and core loss PLC, which are defined by following equations:
2
𝑃𝐿𝐶𝑈 = 𝑅𝐿𝐵2 𝐼𝐿𝐵2,𝑟𝑚𝑠

(7-10)

𝑖=3

𝑃𝐿_𝑐𝑜𝑟𝑒 = ∑ 𝑙𝑐𝑖 𝐴𝑐𝑖 (𝑎 ∆𝐵𝑖𝑏 𝑓𝑠𝐶 )

(7-11)

𝑖=1

Where RLB2 is the inductor winding resistance, Lci is the magnetic flux path length of the
core, Aci is the cross-sectional area a, b, and c are fitting values and can be extracted from
the core manufacturer datasheet. It is noteworthy to mention that the core loss model (11)
is the empirical Steinmetz equation.
The RMS value of the inductor current ILB2,rms can be determined by
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2
2
𝐼𝐿𝐵2,𝑟𝑚𝑠 = √𝐼𝑆3,𝑟𝑚𝑠
+ 𝐼𝑆4,𝑟𝑚𝑠

(7-12)

Where Is3,rms and Is4,rms are the RMS current of switches S3 and S4, respectively, which can
be obtained by

𝐼𝑆3,𝑟𝑚𝑠 =

2
√𝑑23 (𝐼𝐿,𝑚𝑖𝑛

𝐼𝑆4,𝑟𝑚𝑠 = √(1 −

2
∆𝑖𝐵𝑇
+ 𝐼𝐿,𝑚𝑖𝑛 ∆𝑖𝐵𝑇 +
)
3

2
𝑑23 )(𝐼𝐿,𝑚𝑎𝑥

2
∆𝑖𝐵𝑇
− 𝐼𝐿,𝑚𝑎𝑥 ∆𝑖𝐵𝑇 +
)
3

(7-13)

(7-14)

(a)
(b)
Figure 7.8: Normalized DC bus voltage ripple and utilization factor for different
converters (PUC = 50 kw, fs = 100 kHz, and VUC = 760 V). (a) Normalized DC bus
voltage ripple; (b) utilization factor.

In equations (7-13)-(7-14), the inductor maximum and minimum current are defined as:
𝐼𝐿,𝑚𝑎𝑥 =

𝑃𝐷𝐶
∆𝑖𝐵𝑇
+
(1 − 𝑑23 )𝑉𝐷𝐶
2

(7-15)

𝐼𝐿,𝑚𝑖𝑛 =

𝑃𝐷𝐶
∆𝑖𝐵𝑇
−
(1 − 𝑑23 )𝑉𝐷𝐶
2

(7-16)
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3)

The maximum inductor current IL,max: The maximum inductor current plays an

important role in determining the size of the inductor since the peak flux density is directly
related to the maximum inductor current. IL,max can be calculated using (7-15).
7.4.2

DC Bus Capacitors CDC1 and CDC2

Three parameters are important in design of DC bus capacitors: the DC bus voltage
ripple, RMS current, and maximum current. For this analysis, it is assumed that the DC
bus capacitance are identical (CDC1 = CDC2 = CDC). First, we calculate the DC bus voltage
ripple as follows:

∆𝑉𝐷𝐶

𝑃𝐷𝐶 (1 − 2𝑑23 )
,
2𝐶𝐷𝐶 𝑉𝐷𝐶 𝑓𝑠
=
𝑃𝐷𝐶 (1 − 𝑑23 )(2𝑑23 − 1)
,
2𝐶𝐷𝐶 𝑉𝐷𝐶 𝑓𝑠 𝑑23
{

𝑑23 ≤ 0.5
(7-17)
𝑑23 > 0.5

Assuming the same output power PUC, switching frequency fs, and capacitance CDC, a
comparison of the DC-bus voltage ripple of the proposed converter with that of
conventional 2LBC and 2LBIC is shown in Figure 7. 8. It can be seen that the voltage
ripple of the proposed converter is much lower than that of 2LBC and 2LBIC. As a result,
the DC bus capacitors CDC of the proposed converter can be considerably smaller. The
maximum DC bus voltage ripple occurs at duty cycle equal to d23=1/√2, which can be
calculated by
∆𝑉𝑈𝐶,𝑚𝑎𝑥 =

𝑃𝐷𝐶 (3 − 2√2)
2𝐶𝐷𝐶 𝐷𝐷𝐶 𝑓𝑠

(7-18)

From (18), the capacitance CDC can be estimated by
𝐶𝐷𝐶 ≥ max (

𝑃𝐷𝐶 (3 − 2√2) 𝑃𝐷𝐶 (1 − 2𝑑23 )
,
)
2𝑉𝐷𝐶 𝑓𝑠 ∆𝑉𝐷𝐶,𝑚𝑎𝑥 2𝑉𝐷𝐶 𝑓𝑠 ∆𝑉𝐷𝐶,𝑚𝑎𝑥
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(7-19)

For the sake of simplicity, it is assumed that the current ripple of inductor LB2 is negligible
(∆𝑖𝐿𝐵2 ≅ 0). From Figure 7. 4 and Figure 7. 5, the instantaneous current of DC bus
capacitors are defined by
𝑖𝐷𝐶1 (𝑡) = 𝑖𝐿𝐵2 (𝑑23 − 𝑓1 (𝑡))
(7-20)
𝑖𝐷𝐶2 (𝑡) = 𝑖𝐿𝐵2 (𝑑23 − 𝑓2 (𝑡))
The maximum and the RMS current of DC bus capacitors can be estimated by
𝐼𝐶1,𝑚𝑎𝑥 = 𝐼𝐶2,𝑚𝑎𝑥 =

𝑃𝐷𝐶
1
max (1,
)
𝑉𝑈𝐶
1 − 𝑑23,𝑚𝑎𝑥

(7-21)

𝑃𝐷𝐶
𝑑23
√
𝑉𝐷𝐶 (1 − 𝑑23 )

(7-22)

𝐼𝐶1,𝑟𝑚𝑠 = 𝐼𝐶2,𝑟𝑚𝑠 =

7.4.3

Power Switches

To choose the switches, the voltage and current stresses on the switches should be
examined. In the proposed converter, the switches should withstand half the output voltage.
The rms current of switches can be calculated from (13) and (14). Also, the resonance
between the parasitic inductances of the circuit and the parasitic output capacitances of the
switches creates a voltage spike, which necessitate choosing switches with higher voltage
rating. So, a safety margin should be considered. Here, it is decided as 1.5, which dictates
choosing 600-V switches. The maximum currents of the switches are equal to the
maximum current of the inductors, which has been given in Table 7.1. Taking these criteria
into account, the switches GS66516T from GaN Systems Inc. is selected.
7.4.4

Soft-Switching Performance

The equivalent circuit of the circuit including switch S1 and S2 is given in Figure7.9 (a),
which operates similar to a conventional half-bridge stage. The asymmetrical pulse-width-
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modulation is applied to the circuit, as shown in Figure7.9 (b). As shown in Figure7.9 (b),
the current can flow in both directions for a synchronous rectifier. A special merit
in half-bridge stage is that the GaN switches can conduct the freewheeling current without
the need of an extra anti-parallel diode.

(a)

(b)

(c)
(d)
Figure 7.9: Asymmetrical PWM soft-switching operation. (a) Equivalent circuit of
module including switches S1 and S2. (b) Gate-source pulse of switches S1 and S2 and
inductor currents iLB1 and iLB2. (c) Equivalent circuit of module including switches S3
and S4. (d) Gate-source pulse of switches S3 and S4 and inductor current iLB2.
According to the waveforms shown in Figure 7. 9(b), at t2, the switch S1 is turned OFF,
and its parasitic capacitance Coss1 is discharged. To achieve zero-voltage-switching (ZVS),
parasitic capacitance Coss2 should discharge before applying the turn-on pulse to switch S2.
The body diode of switch S2 starts to carry the current when the output capacitances Coss2
is fully discharged. Therefore, the total inductor current has to be negative. Moreover, the
total energy stored in the inductors LB1 and LB2 at the switching instant must satisfy the
following condition.

168

1
1
1
𝐿𝐵2 (𝐼𝐿𝐵2 − 𝐼𝐿𝐵1 )2 ≥ 𝐶𝑜𝑠𝑠1 (𝑉𝑆1 )2 + 𝐶𝑜𝑠𝑠2 (𝑉𝑆2 )2
2
2
2
𝐼𝐿𝐵2 − 𝐼𝐿𝐵1 =

𝑡𝑑 . ∆𝑉𝐿𝐵2 𝑡𝑑 . (𝑉𝐷𝐶2 − 𝑉𝐵𝑇 )
=
𝐿𝐵2
𝐿𝐵2

(7-23)

(7-24)

Where Eind,total is the total inductive energy of the inductor LB1 and LB2, Vs1 and Vs2 are the
voltage of switches S1 and S2, respectively, and Coss1 and Coss2 are the output capacitance
of switches S1 and S2, respectively. Also, td represents the dead-time. the minimum dead
time can be determined from (23) and (24), which is given as follows:

𝑡𝑑,𝑚𝑖𝑛 = √

𝐶𝑜𝑠𝑠,𝑡𝑜𝑡 . 𝐿𝐵2 . 𝑉𝐷𝐶2
𝑉𝐷𝐶2 − 𝑉𝐵𝑇

(7-25)

Where Coss,tot = Coss1 + Coss2.. It can be concluded that if a specific dead-time is selected,
the higher output capacitance is, the higher Imin is required. The similar analysis can be
applied to the circuit including switches, S3 and S4. The equivalent circuit and gate-pulse
waveforms are given in Figure 7. 9(c) and (d), respectively.
7.5 Comparison of The Proposed Converter With Other Converters
In this section, first a comparison of the proposed converter with 2LBC and 2LBIC is
carried out, in terms of the magnetic component size, cost and the efficiency.

(a)
(b)
Figure 7.10: Comparison of stored energy in the inductors and capacitors for different
converters (PUC = 50 kw, fs = 100 kHz, and VDC = 760 V). (a) Inductive stored energy;
(b) Capacitive stored energy.
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A thorough comparison with state-of-the-art three-port converters is made in this section.
7.5.1

Comparison with 2LBC and 2LBIC

1) Cost
The utilization factor of semiconductors can give a thorough insight into the expected cost
of different topologies [25]. The utilization factor (U) is defined by
𝑈=

P𝐷𝐶
𝑞𝑉𝑝𝑘 𝐼𝑝𝑘

(7-26)

Where q is the number of switches, Vpk and Ipk are the maximum voltage and current of the
switches. Figure 7.8 (b) shows the utilization factor as a function of battery voltage for the
proposed converter, 2LBC, and 2LBIC. It can be seen that the value of utilization factor of
the switches for the proposed converter is higher than that for 2LBC and 2LBIC.
2) Component Size
The stored energy in the passive components can give an insight into the size and weight
of these elements. Therefore, the volume of converter is evaluated by measuring the stored
energies in inductors and capacitors. To evaluate the size of passive components, it is
assumed that the switching frequency is 100 kHz, the power is 50 kW, the DC bus voltage
is 760 V, and the current ripple is 20 % of the discharging current, and the voltage ripple
is 10 % of the DC-bus voltage. Figure 7.10 (a) and (b) illustrates the stored energy in the
inductors and capacitors as a function of battery voltage, respectively. It is obvious that the
stored energy of the inductors and capacitors of the proposed converter are much lower
than those of 2LBC and 2LBIC converters.
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3) Efficiency
In this section, a comparison in terms of the efficiency is carried out between the proposed
double-input three-level converter (DI3LC) and the state-of-the-art bidirectional two-level
dc-dc converters, namely 2LBC and 2LBIC.
The efficiency of a DC/DC converter can be estimated by analyzing the different losses,
including the conduction and switching losses of switches, winding and core loss of the
inductors [30]-[31].
The switching losses are composed of four components: 1) losses of switches caused by
the overlap of voltage and current during turn-on and turn-off. 2) gate drive loss; 3)
parasitic output capacitance loss; 4) reverse recovery losses of the body diode of switches.
The core loss of the inductors can be calculated by multiplying core volume Ve with core
loss density Pe, which are given by manufacturer. All cores have been chosen from
Micrometal Inc. with relative permeability of r =35. The loss breakdown at full load for
DI3LC, 2LBC, and 2LBIC are shown in Figure 7.8. Figure 7.11(a) and Figure 7.11(b)
demonstrate the switching and conduction losses, respectively.

(a)

(b)

(c)

Figure 7.11: Comparison of loss breakdown for the proposed converter versus 2LBC and
2LBIC. (a) Switching losses. (b) Conduction losses. (c) Total loss.
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As illustrated in Figure 7. 11(a), due to the hard switching and high voltage stress across
switches, the power losses of switches at switching instant is the main contributor to the
switching losses. However, lower voltage stress and the soft-switching performance in the
proposed converter reduce the switching losses. From Figure 7.11(b), it can be concluded
that the conduction loss of switches and diodes are the significant conduction losses for all
the converters. Nevertheless, the conduction losses of diodes in the proposed converter are
lower in comparison with 2LBC and 2LBIC, since less count of diodes is employed in
DI3LC. Figure 7.11(c) shows the total losses for the converters, in which the total loss of
the proposed converter is 26.1 W, while that of 2LBC and 2LBIC are 41.9 and 42.4,
respectively. By analyzing the power loss distribution, it is evident that the conduction
losses are the significant losses that account for 59% of the total losses in the proposed
converter. Nevertheless, in the 2LBC and 2LBIC, the switching losses account for 58%
and 57% of the total losses, respectively.
Table 7.1: Comparison study between the proposed converter and other converters.
Specification

Converter

Converter

Converter

2LBC

2LBIC

Proposed

[26]

[27]

[29]

No. of switches

3

4

4

3

5

Converter
4

No. of diodes

3

4

5

1

1

0

No. of inductors

4

1

2

2

3

2

No. of capacitors

4

4

5

4

4

4

No. of input port

2

3

3

2

2

2

1/(1- D)

1/(1- D)

2/(1-D)

Boost voltage gain

1/(1-d2) +

1/(1- d1)

1/(1- D)

0.5VDC

VDC

VDC

VDC

VDC

0.5 VDC

Discontinuous

Discontinuous

Discontinuous

Continuous

Continuous

Continuous

1

3

1

1

1

3

Soft switching

Yes

No

No

No

No

Yes

Frequency (kHz)

100

0.4

30

20

74

100

(VDC/VFC)
Max. voltage stress
across switches
Input current

1/(d2-d1)

No. of ports with
bidirectional power
flow capability

Efficiency (%)

96

-

92.2

91.1

92.8

97.3

Power Pout (W)

1200

100

80

500

2000

4000
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7.5.2

Comparison with the-state-of-the-art converters

A thorough comparison between DI3LC and other converters, including converters
introduced in [26], [27], [28], [29], 2LBC, and 2LBIC is presented in Table 7.1. These
converters are compared under operational characteristics, such as the number of
components including the switch, diode, inductor, and capacitors, soft-switching
possibility, voltage stress of switches, and power level, frequency, and efficiency.
Regarding the soft switching operation, only the converter [26] and the proposed converter
can provide it, which results in lower switching losses. However, the proposed converter
offers the soft-switching performance for all the switches, while only two switches in
converter [26] can operate under soft-switching condition.
Since the switching losses considerably decreases with the voltage applied across the
switch, the proposed converter offers lower switching loss. Especially, the switching loss
of the parasitic capacitance can be remarkably lessened compared with 2LBC and 2LBIC
as the voltage stress of switches is half the DC-bus voltage. In other words, due to
employing low-voltage switches, the parasitic capacitance losses are expected to be even
lower.
The current ripple impacts the FC system’s lifetime; so, having a continuous input current
with small ripple is very crucial for this application. Among these converters, 2LBC,
2LBIC, and the proposed converter offer the continuous current. Also, the total
semiconductor count in the proposed converter is the minimum among the converters, and
the bidirectional power flow for all three ports is possible only in the proposed converter
and converter [27]. Considering all the aforementioned features, the proposed converter
can be a preeminent candidate for applications that size is a critical parameter.
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7.6 Dynamic Modeling and Control
In order to analyze dynamic performance of the proposed converter, modelling the
converter is necessary. To obtain the average model, a one-period averaging technique is
used, and to obtain a linear model, small-signal approximation is employed.
〈𝑥〉 =

1 𝑡+𝑇𝑆
∫
𝑥(𝜏)𝑑𝜏 = 𝑋0 + 𝑥̂
𝑇𝑆 𝑡

(7-27)

Where TS is the switching period, X0 is a dc value in the steady-state, and 𝑥̂ is a small
perturbation around the dc value. Figure 7. 12(a) shows the converter equivalent circuit, in
which the ideal capacitors CDC1 and CDC2 are used to represent the output filter capacitors.
Resistance RLB1 and RLB2 represent the inductors resistance. The circuit performance can
be defined by equations given in the following.
𝐿𝐵1 𝑑〈𝑖𝐿𝐵1 〉
= 〈𝑣𝐹𝐶 〉 − 𝑑1 〈𝑣𝐷𝐶1 〉 − 𝑅𝐿𝐵1 〈𝑖𝐿𝐵1 〉
𝑑𝑡

(7-28)

𝐿𝐵2 𝑑〈𝑖𝐿𝐵2 〉
= 〈𝑣𝐵𝑇 〉 − (1 − 𝑑1 )〈𝑣𝐷𝐶1 〉 − (1 − 𝑑2 )〈𝑣𝐷𝐶2 〉 − 𝑅𝐿𝐵2 〈𝑖𝐿𝐵2 〉
𝑑𝑡

(7-29)

〈𝑣𝐷𝐶1 〉 〈𝑣𝐷𝐶2 〉
𝑑〈𝑣𝐷𝐶1 〉
= 〈𝑖𝐿𝐵2 〉(1 − 𝑑1 ) −
−
𝑑𝑡
𝑅𝐷𝐶1
𝑅𝐷𝐶2

(7-30)

〈𝑣𝐷𝐶1 〉 〈𝑣𝐷𝐶2 〉
𝑑〈𝑣𝐷𝐶1 〉
= 〈𝑖𝐿𝐵1 〉(−𝑑1 ) + (〈𝑖𝐿𝐵2 〉(𝑑1 ) −
−
𝑑𝑡
𝑅𝐷𝐶1
𝑅𝐷𝐶2

(7-31)

𝐶𝐷𝐶1

𝐶𝐷𝐶1

It is assumed that the perturbations do not oscillate significantly in switching period (𝑋0 ≫
𝑥̂). Substituting (7-23) into (7-28)-(7-31) and neglecting the second-order terms, the smallsignal model can be achieved. The small-signal models are described in matrix form as
𝑥̂̇ = 𝐴𝑥̂ + 𝐵𝑢̂
(32)
𝑦̂ = 𝐶𝑥̂ + 𝐷𝑢̂
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Where 𝑥̂, 𝑦̂, and 𝑢̂ are state variable, system output vector, and control variables vector.
Therefore, the matrix forms of the small-signal models can be expressed as follows:
𝑖𝐿𝐵1
̂
̂
𝑖̂
𝑑
𝑥̂ = [ 𝐿𝐵2 ];𝑢̂ = [ 1 ];
̂2
𝑣̂
𝐷𝐶1
𝑑
𝑣̂
𝐷𝐶2

𝐴=

−𝑅𝐿𝐵1
𝐿𝐵1
−𝑅𝐿𝐵2
𝐿𝐵2
0
−𝐷1
[ 𝐶𝐷𝐶2

0
0
1 − 𝐷2
𝐶𝐷𝐶1
𝐷1
𝐶𝐷𝐶2

−𝑉𝐷𝐶
𝐿𝐵1
𝑉𝐷𝐶1
𝐿𝐵2
𝐵=
−𝐼𝐿𝐵2
𝐶𝐷𝐶1
𝐼𝐿𝐵2 − 𝐼𝐿𝐵1
[ 𝐶𝐷𝐶2

−𝐷1
𝐿𝐵1
𝐷1 − 1
𝐿𝐵2
−1
𝑅𝐷𝐶 𝐶𝐷𝐶1
−1
𝑅𝐷𝐶 𝐶𝐷𝐶2

0
𝐷2 − 1
𝐿𝐵2
;
−1
𝑅𝐷𝐶 𝐶𝐷𝐶1
−1
𝑅𝐷𝐶 𝐶𝐷𝐶2 ]

(7-33)

0
𝑉𝐷𝐶2
𝐿𝐵2

1
0
;𝐶 = [
0
0

0
0

0
0
0
0

0
0
1
0

0
0
]
0
1

]

(a)
(b)
Figure 7.12: Large signal model and decoupling network accompanied with closed-loop
compensators. (a) Large-signal average model of the proposed converter; (b) Decoupling
network and closed-loop compensators.
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In the system small-signal models, the state variables are controlled by two control
variables. Accordingly, the transfer function matrix of the converter can be obtained as
follows:
𝐺 = 𝐶(𝑠𝐼 − 𝐴)−1 𝐵 + 𝐷

(7-34)

The rank of transfer function matrix represents the number of control variables. Therefore,
G2×2-type transfer function matrix can be determined according to the number of control
variables and based on (7-30).
𝑦1
𝑔11
[𝑦 ] = [𝑔
⏟
⏟ 21
2
𝑦

𝑔12 𝑢1
𝑔22 ] [⏟
𝑢2 ]

(7-35)

𝑢

𝐺2×2

Where y and u are the system output and input vectors, and component gij represents the
transfer function between yi and uj. In this study, the decoupling method is adopted to
separately design closed-loop compensators for the coupled control loops [32]. The
decoupling networks and closed -loop compensators are depicted in Figure 7.12(b). As a
result of adopting the decoupling network G∗ derivation, the state vector x can be expressed
as x = Gu∗, where u∗ is the modified input vector consist of duty ratios u∗ = G∗u [32], [33].
Therefore, x = GG∗u. In agreement with modern control theory, to allow each output of the
matrixes be controlled by each singular input, the matrix GG∗ should be a diagonal matrix
[27]. According to G∗ = G−1xu−1,
1

−

∗
𝐺2×2
=[ 𝑔
21
−
𝑔22

𝑔12
𝑔11
1
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]

(7-36)

Using decoupling network G∗2×2 results in the cross-coupled two-loop control system G2×
2

to be independent single-loop control for each input in two control variables systems as

follows:
𝑦1
𝑔21
= 𝑔11 − 𝑔12
𝑢1
𝑔22

(7-37)

𝑦2
𝑔21
= 𝑔22 − 𝑔12
𝑢2
𝑔11

(7-38)

To design the system compensators, frequency-domain bode plot analysis is employed. To
remove the steady-state errors of the system step responses, proportional-integral (PI)
controller is used. Also, the compensator should have a lead unit in addition to the integral
unit to reach the desired phase margin 60◦≤P.M ≤ 80◦ and proper gain margin G.M ≥ 10 db
with suitable cutoff frequency. Therefore, the compensator with general form of (K1 (1 +
K2S) / S (1 + K3S)) is adopted. Regarding the mentioned considerations, the values of K1,
K2, and K3 for compensator GvDC are 1853.7×10-5, 3023.1×10-5, 20.7×10-6, and those for
compensator GiLB1 are 42023.1×10-4, 302.3×10-5, 85.1×10-6. The open-loop bode plot prior
and pro to compensation are presented in Figure 7.13.

(a)
Figure 7.13: Bode plots. (a) iL1(s) / d1(s). (b) vDC(s) / d2(s).
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(b)

7.7 Power Management Algorithm
In the system shown in Figure 7.14(a), the proposed converter has been used this to
interface a FC source at the first input port and a battery at the storage port. In this system,
the FC source provides the steady-state power demanded by load connected to DC bus
while the battery is utilized to feed a part of power demand during low generation of the
FC source and high-load circumstances, as well as to improve the dynamic performance of
the FC and startup transitions. As the transient load power is hard to predict, the power
management system aims to regulate the DC bus voltage VDC, set the fuel cell power level
PFC in its reference power, and take into account the state of charge (SOC) regulation of
the battery. Accordingly, the proper operation scenario should be determined. As shown in
Figure 7. 14(a), two degrees of freedom (i.e., d1 and d2) are available for controlling the
power flow and regulating the DC bus voltage simultaneously, and two PI controllers are
adopted to reach these goals. The control scheme is fully implemented using a digital signal
processor (DSP). The SOC regulation for the battery enables the system to maintain the
battery voltage in permissible minimum and maximum voltages vBT.Min< vBT < vBT.Max.
When the battery voltage goes below the minimum value vBT.Min, the battery charging is
necessary. Therefore, if the generated power of FC is more than the load, the battery
charging is started while the load is supplied. The amount of power for charging the battery
depends on the battery capacity. Moreover, the battery discharge can start when the battery
voltage is higher than vBT.Max, which depends on the FC power generation and load. The
flowchart of the strategy is shown in Figure 7. 14(b).
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(a)
(b)
Figure 7.14: The power management scheme and its flowchart. (a) The power
management scheme. (b) flowchart.

(a)

(b)

(c)

(d)

(e)

(f)

Figure 7.15: Experimental results for scenario I (VBT = 450 V, PDC = 4 kW and VDC =
760 V). (a) Gate-source pulses of switches S2 and S3, current and the voltage across
inductor LB2. (b) Gate-source and drain-source voltage of switches S2 and S3. (c) Gatesource voltage of switches S1 and S4, DC-bus voltage, and battery voltage. (d) Voltage
of capacitors CDC1, CDC2 and Caux. (e) Gate-source and drain-source voltage of switch S1.
(f) Gate-source and drain-source voltage of switch S2.
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(a)
(b)
(c)
Figure 7.16: Experimental results for scenario I (VBT = 300 V, PUC = 4 kW and VUC =
760 V). (a) Gate-source pulse of switches S2 and S3, current and the voltage across
inductor LB2. (b) Gate-source and drain-source voltage of switches S2 and S3. (c) Drainsource voltage of switches S1 and S4, DC-bus voltage, and battery voltage.

7.8 Experimental Results
To verify the theoretical analysis and operation modes of converter during different
scenarios, a 4 kW prototype is implemented as the proof of concept, and the experimental
results are given in Figure 7.15- Figure 7.18. Converter performance in scenario I is shown
in Figure 7.15, where the battery voltage is 450 V and the converter is feeding full load.
As shown in Figure 7.15 (a), the gate-source pulses of switches S2 and S3, current and the
voltage across inductor LB2 are illustrated. It can be seen that the duty-cycle of switches
TABLE 7.2: MAIN EXPERIMENTAL PARAMETERS OF THE PROPOSED CONVERTER
PARAMETERS AND COMPONENTS

VALUE

BATTERY VOLTAGE (VBT)

250-500 V

OUTPUT VOLTAGE (VDC)

760 V

OUTPUT POWER (PDC)

4 KW

SWITCHING FREQUENCY

100 KHZ

INPUT INDUCTOR LB1

300 µH

RESONANT INDUCTOR LB2

100 µH

CAPACITORS CC AND CO

20 µF

POWER SWITCHES (S1, S2, S3, S4)

GS66516T (FROM GAN SYSTEMS)
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are about 0.6, which is in good agreement with the theoretical equation. The drain-source
voltage of switches S2 and S3 are shown in Figure 7.15(b). It is clear that the voltage stress
of switches are limited to half of output voltage VDC due to the clamp circuit configuration,
indicating the clamp-circuit suppress the voltage spikes; thus, employing the switches with
small rated-voltage is possible leading to lower conduction loss. The gate-source voltage
of switches S1 and S4, battery voltage, and DC-bus voltage VDC during scenario I are given
in Figure 7.15 (c), which clearly confirms the control algorithm is working correctly. The
waveforms of the voltage of capacitors Caux, CDC1, and CDC2 are shown in Figure 7.15 (d).
The experimental results for soft-switching performance of switches S1 and S2 are given in
Figure 7.15 (e) an (f), respectively. It is clear that the voltage of switch becomes zero before
its gate-pulse is applied, implying the overlap between the voltage and current stress of
switch is negligible. The results of converter performance in scenario I, when battery
voltage is 300 V, is shown in Figure 7.16. The gate-source pulses of switches S2 and S3,
current and the voltage across inductor LB2 are demonstrated in Figure 7. 16 (a). The
voltage stress of all switches S1-S4 are shown in Figure 7. 16 (b) and (c). To investigate the
performance of proposed converter in scenario IV, a test is done when the output port is
generating the power. Figure 7.17 shows the results of the converter performance in
scenario IV. The inductor current iLB2 and gate-source voltage of switches during scenario
IV are given in Figure 7.17 (a) while the duty-cycle is about 0.5, which proves the
correctness of control algorithm. Figure 7.17 (b) and (c) illustrate the gate-source voltage
of all switches and drain-source voltage of switches S2 and S3. It is clear that the clamp
circuit is confining the voltage stress across the switches.
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(a)
(b)
(c)
Figure 7.17: Experimental results for scenario IV (VBT = 400 V, PUC = 4 kW and VUC =
760 V). (a) Gate-source pulse of switches S2 and S3, current and the voltage across
inductor LB2. (b) Gate-source and drain-source voltage of switches S2 and S3. (c) Gatesource voltage of switches S1 and S4, DC-bus voltage, and battery voltage.

The dynamic performance of the converter is demonstrated in Figure 7.18. Transition from
scenario I to scenario II, the control scheme operates in a way that the circuit draws enough
current from battery, as shown in Figure 7.18 (b). converter output is Figure 7. 18 (b)
demonstrates the output voltage and the inductor current iLB1 while there is a step change
of load between 150 Ω and 200 Ω. It is clear that the control technique keeps the output
voltage constant with the load step-change. The efficiency of the converter operation under
different power values for different scenarios is shown in Figure 7.19.

(a)
(b)
Figure 7.18: The experimental results of dynamic performance. (a) Transitioning from
scenario I to scenario II. (b) Output voltage and inductor current when load stepchange between 150 Ω and 200 Ω.
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Figure 7.19: The theoretical and experimental efficiency for different power
PDC.

Figure 7.20: Laboratory prototype.
The maximum theoretical and experimental efficiency are obtained as 97.5 and 97.3 % at
4000 W, respectively. Figure 7. 20 shows the laboratory prototype of proposed doubleinput three-level dc/dc converter.
7.9 Conclusion
In this chapter, a double-input three-level dc/dc converter consisting of two buck-boost
half-bridge modules is proposed. The proposed converter can supply the load in the
absence of one of the sources. Moreover, it can charge the battery by the power generated
from DC-bus when the vehicle is working in the braking mode. To increase both the power
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density and efficiency, GaN switches are used. To decrease the voltage stress of switches,
a cascaded configuration is employed which paves the way for adopting switches with
small RDS(ON). To investigate the performance of converter during different condition, in
terms of availability of power of sources, the converter is analyzed for three different
operation scenarios. Finally, a 4 kW prototype is built to verify the correctness of
theoretical analysis. The proposed converter offers several merits over the state-of-the-art
2LBC and 2LBIC converters in terms of voltage stress across switches, cost, and size of
passive components, which make it a promising candidate for BPEV app
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Chapter 8

PWM Plus Phase-Shift Modulated Three-Port Three-Level Soft-

Switching Converter Using GaN Switches for Photovoltaic Applications
8.1

Introduction

Gallium nitride (GaN) high electron mobility transistors (HEMTs) are a promising
technology for high-efficiency and high-power density applications. In this chapter, a
stacked three-port three-level converter (STPTLC) using GaN switches is proposed for
interfacing the renewable energy sources with load for applications that the presence of
energy storage device is necessary. Derived from the asymmetrical bidirectional halfbridge converter, the proposed converter presents valuable advantages in terms of simple
control scheme, extended soft-switching performance over a wide range of operating
conditions, and reduced voltage stress across switches. The soft switching for all switches
at turn-on instant is guaranteed thanks to active clamp configuration, resulting in highefficiency performance. The pulse-width-modulation plus phase-shift control technique
paves the way for decoupled regulation of the output voltage and power by presenting two
control freedoms, which allows the input voltage to vary in a wide range. To diminish the
current stress of switches and minimize the conduction loss, the root-mean-square (RMS)
current of inductance and the boundary condition of the phase-shift controller in different
operation cases are studied. Finally, the experimental results of a 1 kW, 100 kHz prototype
of STPTLC using GaN switches are given to confirm the validity of the proposed concept.
8.2 Proposed STPTLC and Its Operation Analysis
8.2.1

Configuration of the Proposed Converter

A TPC is a well-established means of realizing a highly regulated dc-link bus in systems
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with multiple sources. Since the input port is connected to a RES such as PV, TPC has to
have the maximum power tracking capability. Due to the volatility of renewable energy
sources, presence of an energy storage element is necessary to supply the mismatched
power.
In this section, the proposed STPTLC is thoroughly studied. Stacking converters such as
that depicted in Figure 8.1 aims at improving the efficiency and voltage gain without
requiring any extra component. It is obvious that the power can transfer among three ports
directly without using any transformer. The clamp circuit limits the voltage stress of
switches; hence switches with smaller on-resistance RDS(ON) can be used, leading to lower
conduction loss. Compared to other TPC, STPTLC offers the soft-switching performance
for a wide range of power and input voltage and needs less number of switches and
inductors to achieve high voltage gain.
Symbols are defined as follows: filter inductors LB1, LB2, power switches S1, S2, S3, S4,
auxiliary capacitor Caux, clamp capacitor CC, and output capacitor CO. Vout denotes the
voltage of high-voltage port (HVP), which is equal to summation of voltage of clamp
capacitor and output capacitor, VCc+VCo. In Figure 8.1, the battery is emulated by a voltage
source VBT. Also, the solar panel is modeled as an ideal voltage source VPV in series with
a diode DPV. The voltage across switches S2 and S3 are symbolized by Vab and Vdb,
respectively. The gate pulse of switches S2 and S4 are complementary to that of switches
S1 and S3, respectively. The inductor LB1 is adopted as a filter to reduce the battery current
ripple, and the inductor LB2 is used to form a resonant circuit to realize ZVS performance
and confine the peak current of HVP switches. The main switches S1 and S3 can transfer
the power from PV to the battery and the load, respectively. While no extra voltage stress
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is added across the switches, an auxiliary capacitor is added to the circuit to extend the
range of soft-switching performance, which forms a resonant tank with the inductor LB2.
This auxiliary capacitor stores the magnetic energy of inductor LB2, and released it to the
output capacitor Co.

Figure 8.1: Proposed STPTLC for hybrid BT/PV applications.

8.2.2

Operation Mode Analysis

As depicted in Figure 8.2, based on the generated power of PV array and the power
demanded by load, four operation scenarios can happen: 1) Scenario I, when the power of
solar panel is not enough to supply the load (cloudy day or nighttime). 2) Scenario II, when
the generated power of PV array PPV is more than the power demand, i.e.,𝑃𝑃𝑉 > 𝑃𝑜𝑢𝑡 ; so,
the battery absorbs the extra power generated by PV so that the output voltage is regulated
at a constant value. 3) Scenario III, when the battery can be charged from the utility grid
through an inverter, which is possible only for grid-connected application. 4) Scenario IV,
ABHB operation, when the load is disconnected, i.e.,𝑃𝑜𝑢𝑡 = 0, and the battery is charged
by the generated power of PV array.
The operating principle and characteristics of proposed converter are demonstrated with
the following assumptions: 1) the capacitors CC, CO, Caux are large enough so that they can
be taken as constant voltage sources; 2) All switches S1-S4 are considered to be ideal.
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(a)

(b)

(c)
(d)
Figure 8.2: Different scenarios according to different condition of PV and load; (a)
Scenario I.(b) Scenario II.(c) Scenario III.(b) Scenario IV.

5) Scenario I: Depending on the output power of PV array, the converter works as either
dual-input converter (DIC) or single-input single-output converter (SISOC). If the
generated power of PV is zero, i.e., 𝑷𝑷𝑽 = 𝟎, the converter operates as a SISOC and the
battery supplies the load alone, and if PV cannot meet the demanded, i.e.,𝑷𝑷𝑽 < 𝑷𝒐𝒖𝒕 , the
converter operates as a DIC. In this condition, the battery is discharged and helps to supply
the load so that the output voltage is controlled at a constant value. The operation modes
for these two different cases are similar. According to the assumptions, the proposed
converter operation during one switching period can be divided into four intervals. The
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corresponding equivalent circuits and the key waveforms during one switching period are
depicted in Figure 8.3.

(a)

(b)

(c)
(d)
Figure 8.3: Operation modes and key waveforms for scenario I. (a) Mode I. (b) Mode II.
(c) Mode III. (d) Mode IV.

Interval I [t0-t1]: At time t0, switches S1 and S4 are on, and the battery current is going
through the inductor LB1; so, the inductor is being charged. Figure 8.3 (a) illustrates the
current flow path for this interval. The voltage across inductor LB2 is negative, therefore its
current decreases linearly, demonstrated in Figure 8.4. As a result of adopting activeclamped circuit, the voltage stress of switches S2 and S3 are limited to the voltage of
capacitors CC and CO, respectively.
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𝐿𝐵1

𝑑𝑖𝐿𝐵1
= 𝑣𝐵𝑇
𝑑𝑡

𝑑𝑖𝐿𝐵2
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𝑅𝑜
𝐿𝐵2

(8-1)

Interval II [t1-t2]: At time t1, switch S4 is turned off and S3 is turned on. The current flow
path for this interval is depicted in Figure 8.3 (b). As shown in in Figure 8.4, the current of
inductor LB1 increases, but the current of LB2 changes depending on the voltage of VCc and
VCa.
𝐿𝐵1

𝑑𝑖𝐿𝐵1
= 𝑣𝐵𝑇
𝑑𝑡

𝑑𝑖𝐿𝐵2
= 𝑣𝐶𝑎 − 𝑣𝐶𝑐
𝑑𝑡
𝑑𝑣𝐶𝑎
𝐶𝑎
= −𝑖𝐿𝐵2
𝑑𝑡
𝑑𝑣𝐶𝑐
𝑣𝐶𝑐 + 𝑣𝐶𝑜
𝐶𝑐
= 𝑖𝐿𝐵2 −
𝑑𝑡
𝑅𝑜
𝑑𝑣𝐶𝑜
𝑣𝐶𝑐 + 𝑣𝐶𝑜
𝐶𝑜
=−
(
𝑑𝑡
𝑅𝑜
𝐿𝐵2

(8-2)

Interval III [t2-t3]: At time t2, switches S1 is off and S2 is on. Figure 8.3(c) shows the current
flow path for this interval. The current of inductor LB1 and LB2 decreases and increases
linearly, respectively.
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(8-3)

Figure 8.4: Key waveforms.
Interval IV [t3-t4]: At time t1, switches S3 is turned off and S4 is turned on. Figure 8.3 (d)
shows the current flow path for this interval. Depending on the voltage of VCc and VCa, the
current waveform of inductor LB2 varies. As shown in Figure 8.4, for the equal value of
VCc and VCa, the current will be “flat”.
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(8-4)

6) Scenario II: During this scenario, the generated power of PV is more than the load
demand, so the battery is charged by the extra power. The converter works as a dual-output
converter in this condition. The operation intervals and the equivalent circuits are similar
to those in the scenario I, except the inductor current iLB1 is different. Figure 8.5 shows the
inductor current iLB1 for scenario I and II according to the different condition of PV power
PPV and load power Pout.

Figure 8.5: The inductor current for different scenarios I (PPV < Pout) and II (PPV > Pout).

7) Scenario III: In this scenario, the grid charges the battery through an inverter.
Whereas in scenario I, the gate pulse of switch S1 leads that of switch S3, in this scenario
the gate pulse of switch S1 lags that of switch S3 to control the power flow in the reverse
direction, which means the phase shift ratio,  is negative. The equivalent circuit and the
key waveforms in this scenario are depicted in Figure 8.5. As shown in Figure 8.6 (a), the
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power flows from HVP to the battery. The operation modes in this scenario are similar to
those in scenario I with different sequence of intervals. As shown in Figure 8.6 (b), the
sequence of switching intervals in a switching cycle happens as follows: S2S3, S1S3, S1S4,
and S2S4.
Scenario IV: In this scenario, the load is disconnected and the generated power of PV array
charges only the battery. The principle of operation of the converter in this scenario is
similar to that of a conventional ABHB converter. The switches S1 and S2 are driven
complementary and other switches are turned off. There are two intervals in one switching
period. The equivalent circuit of proposed converter during scenario IV is depicted in
Figure 8.6 (c).

(a)

(b)

(c)

Figure 8.6: Equivalent circuit and key waveforms of converter in scenario III and IV.
(a) Equivalent circuit in scenario III. (b) Key waveforms in scenario III. (c)
Equivalent circuit in scenario IV.

8.2.1

Steady-State Characteristics

1) Voltage gain
From aforementioned assumptions in the Section A, the relation between the voltage of
HVP port and Low-voltage port (LVP) can be obtained. From Figure 8.2, it is apparent that
the output voltage is summation of voltage of capacitors CC and CO.
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𝑉𝑜𝑢𝑡 = 𝑉𝐶𝑐 + 𝑉𝐶𝑜

(8-5)

By applying the volt-sec balance on the inductor LB1, VCc can be expressed by
𝑉𝐶𝑐 =

𝑉𝐵𝑇
1−𝐷

(8-6)

From Figure 8.1, the HVP of proposed STPTLC can be modeled as a bidirectional buckboost converter, represented in Figure 8.5. According to Figure 87 and the volt-sec balance
on the inductor LB2, VCo can be obtained by
𝑉𝐶𝑜 =

𝑉𝑑𝑏
1−𝐷

(8-7)

Figure 8.7: Equivalent circuit of HVP of proposed STPTLC.
As the average voltage across the inductor is zero in the steady state, the relation of voltages
on two side of inductor LB1 in Figure 8.1 results in the following equation:
𝑉𝐵𝑇 + 𝑉𝐶𝑎 = 𝑉𝑑𝑏 + 𝑉𝐶𝑐

(8-8)

From (5) – (8), the output voltage Vout can be calculated as follows:

𝑉𝑜𝑢𝑡

2𝑉𝐵𝑇 𝑉𝐶𝑎 − 𝑉𝐶𝑐
=
+
1−𝐷
1−𝐷

(89)

From Figure 8.4 (e), to extend the ZVS range for switches S3 and S4 and to equalize the
voltage rating of switches and capacitors, the voltages VCc, VCa,VCo should be equal. So,
the relation between the voltage of HVP port and LVP port can be obtained as follows:
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𝑉𝑜𝑢𝑡 =

2𝑉𝐵𝑇
1−𝐷

(8-10)

2) Analysis of Inductor Current and Transferred Power
In order to keep the output voltage regulated as well as control the power flow, the PPSM
scheme is proposed for STPTLC. Firstly, the relationship of transferred power with phaseshift ratio () and duty cycle (D) needs to be derived. As illustrated in Figure 8.8, depending
on the values of D and , there are four operating cases that require to be studied
thoroughly: 1) case I, when 𝜃 < 1 − 𝐷 < 0.5; 2) case II, when 1 − 𝐷 < 𝜃 < 0.5; 3) case
III, when 𝜃 < 𝐷 < 0.5; 4) case IV, when 𝐷 < 𝜃 < 0.5. In Figure 8.8, “Boost Mode”
represents the power flow from LVP to HVP, i.e., 𝑃 > 0 and 𝜃 > 0. When 𝑃 < 0 and𝜃 <
0, which is defined as “Buck Mode”, the power the power flows from HVP to LVP.

Figure 8.8: Operating cases for different values of phase shift ratio  versus duty-cycle
D.
Case 1 [ < (1-D) < 0.5] [see Figure 8.9 (a)]:
The key waveforms for this case are shown in Figure 8.9 (a). From current-second balance
principle on the capacitor Caux, the relationship between the inductor current iLB2 at t0 and
t3 can be derived by
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𝑇𝑠

∫ 𝑖𝐶,𝑎𝑢𝑥 (𝑡)𝑑𝑡 = 0

(8-11)

0

𝑖𝐿𝐵2 (𝑡0 )(1 − 𝐷)𝑇𝑆 + 𝑖𝐿𝐵2 (𝑡3 )𝐷𝑇𝑆 = 0

(8-12)

From operation modes and Figure 8.4 (a), the inductor current iLB2 at t3 can be expressed
by
𝑖𝐿𝐵2 (𝑡3 ) = 𝑖𝐿𝐵2 (𝑡0 ) −

𝑉𝐶𝑜 + 𝑉𝐶𝑐 − 𝑉𝐶𝑎
𝜃𝑇𝑆
𝐿𝐵2

(8-13)

From current-second balance principle on the capacitor CO, the average current of switch
S4 can be written by
𝑇𝑠

∫ 𝑖𝑆4 (𝑡)𝑑𝑡 = 𝐼𝑜𝑢𝑡

(8-14)

0

From (12) - (14), the output power can be calculated by
P=

V o2Ts
4 LB 2

(2 D − 2 D 2 −  ) 

(8-15)

From (15) it is obvious that the transferred power is inversely related to the switching
frequency fs and inductance LB2. The maximum power can be obtained at the maximum
phase-shift ratio (max) as follows:
2
𝑑𝑃
𝑉𝑜𝑢𝑡
𝑇𝑆
(2𝐷 − 2𝐷2 − 2|𝜃𝑚𝑎𝑥 |) = 0
=
𝑑|𝜃|
4𝐿𝐵2

(8-16)

|𝜃𝑚𝑎𝑥 | = 𝐷 − 𝐷2

(8-17)

V2 T
Pmax = out s ( D − D2 )2
4 LB 2

(8-18)
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The maximum transferred power as a function of switching frequency fs and inductance
LB2 is presented in Figure 8.10 (a). As shown in this figure, the maximum transferred
power decreases with increase of either switching frequency or inductance.
Case 2 [(1-D) <  < 0.5] [see Figure 8.9(b)]:
Figure 8.9(b) shows the current and voltage waveforms for operating case 2. Employing
the similar derivation procedure, the output power can be obtained by
V2 T
P = out s (1 − D) 2 (1 − 2  )
4 LB 2

(8-19)

Case 3 [ < D < 0.5] [see Figure 8.9 (c)]:
The current and voltage waveforms for this case are depicted in Figure 8.9 (c). With the
same analysis method, the output power in this case is completely similar to Case 1,
which is a function of the phase-shift ratio () and duty cycle (D), determined by
V2 T
P = out s (2 D − 2 D 2 −  ) 
4 LB 2

(8-20)

Case 4 [D < < 0.5] [see Figure 8.9 (d)]:
The key waveforms for this case are shown in Figure 8.9 (d). Applying the similar
mathematical derivation, the output power is given by
V2 T
P = out s D 2 (1 − 2  )
4 LB 2

(8-21)

Figure 8.10 (b) shows the delivered power as function of duty cycle and phase-shift ratio
for different operation modes, in which the negative power refers to a power transfer from
HVP to LVP. As depicted in Figure 8.10 (b), the direction of power flow can be changed
seamlessly because the proposed converter has a unified operation for various values of
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phase shift ratio; so, similar equations are valid for a negative phase shift ratio. It is
important to note that zero delivered power does not imply zero current. In essence, when
the phase-shift ratio is zero (=0), there is reactive power going through the switches
resulting in some switching losses. Further examinations show that the transferred power
curve is symmetric around the axis D=0.5, and it enhances with the rise of the duty cycle
(D) for D ≤ 0.5 and the decrease of D for D>0.5. The transferred power curve is analogous
to the sinusoidal wave when the duty cycle is fixed. The maximum transferred power in
Boost Mode and Buck Mode are identical to each other, happening at D=0.5 and =±0.25.
3) Current and Voltage Stress of Switches
In order to calculate the current stress of switches, first the current of inductor LB2, iLB2,
should be thoroughly analyzed.

(a)

(b)

(c)
(d)
Figure 8.9: Different operation modes according to different values of duty-cycle and
phase shift ratio . (a) Case 1. (b) Case 2. (c) Case 3. (d) Case 4.
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(a)
(b)
Figure 8.10: Maximum transferred power and normalized transferred power; (a)
Maximum transferred power as a function of switching frequency fs and inductance LB2.
(b) Normalized transferred power versus different phase-shift ratio and duty cycle.
From the explanation given in “Operation Mode Analysis” section, the inductor current
iLB2 can be calculated, which is given in Table 8.1. The RMS current of inductor LB2 for
different operating cases is given in Table 8.2. The inductor current is a function of phase
shift ratio  and duty cycle D indicating that any change in operation point can lead to
change of the peak current and RMS current of switches; hence choice of a proper phaseshift ratio and duty cycle is vital in minimizing the switching and conduction losses. Figure
8.11 shows the normalized RMS current for different values of duty cycle and phase-shift
ratio. The base inductor current iLB2 is defined as ILB2,base as follows:
𝐼𝐿𝐵2,𝑏𝑎𝑠𝑒 =

𝑉𝑜𝑢𝑡 𝑇𝑆
𝐿𝐵2

(8-22)

𝑖𝑆1,𝑚𝑎𝑥 = 𝑖𝐿𝐵1 (𝑡2 ) − 𝑖𝐿𝐵2 (𝑡2 )
𝑉𝑜𝑢𝑡 𝑇𝑠 𝜃(1 − 𝐷2 − 𝜃) 𝑉𝑜𝑢𝑡 𝑇𝑠 (1 − 𝐷)𝐷
=
+
2𝐿𝐵2
1−𝐷
2𝐿𝐵1
2
𝑖𝑆2,𝑚𝑎𝑥 = −𝑖𝐿𝐵1 (𝑡4 ) + 𝑖𝐿𝐵2 (𝑡4 ) =

𝑉𝑜𝑢𝑡 𝑇𝑠 𝜃(𝐷 2 −𝐷+𝜃)
2𝐿𝐵2
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1−𝐷

+

𝑉𝑜𝑢𝑡 𝑇𝑠 (1−𝐷)𝐷
2𝐿𝐵1

2

(8-23)

(8-24)

Table 8.1: The Current of inductor LB2 for different values of D and .
|𝜃| < (1 − 𝐷) < 0.5

Condition

𝑉 𝑇
𝑡
𝑜𝑢𝑡
𝑠
(𝜃𝐷 − )
2𝐿𝐵2
𝑇𝑠

iLB2(t=t0-t1)

−

𝑉𝑜𝑢𝑡 𝑇𝑠
𝜃(1 − 𝐷)
2𝐿𝐵2

iLB2(t=t1-t2)

𝑉 𝑇
𝑡
𝑜𝑢𝑡
𝑠
[−𝜃(1 − 𝐷) − 𝐷 + ]
2𝐿𝐵2
𝑇𝑆

iLB2(t=t2-t3)

𝑉𝑜𝑢𝑡 𝑇𝑠
𝜃𝐷
2𝐿𝐵2

iLB2(t=t3-t4)

𝑉𝑜𝑢𝑡 𝑇𝑠
𝜃𝐷
2𝐿𝐵2

+

𝑡
]
𝑇𝑆

𝑉𝑜𝑢𝑡 𝑇𝑠
[−𝜃(1 − 𝐷) − 𝐷
2𝐿𝐵2

𝑉𝑜𝑢𝑡 𝑇𝑠
𝑡
[−𝜃(1 − 𝐷) − 𝐷 + ]
2𝐿𝐵2
𝑇𝑆

𝑉𝑜𝑢𝑡 𝑇𝑠
𝜃𝐷
2𝐿𝐵2

𝑉𝑜𝑢𝑡 𝑇𝑠
𝜃(1 − 𝐷)
2𝐿𝐵2

𝑉𝑜𝑢𝑡 𝑇𝑠
𝑡
(𝜃𝐷 − )
2𝐿𝐵2
𝑇𝑠

𝑉𝑜𝑢𝑡 𝑇𝑠
𝑡
[−𝐷(1 − 𝜃) − 𝜃 + ]
2𝐿𝐵2
𝑇𝑆

−

𝑉𝑜𝑢𝑡 𝑇𝑠
𝐷(1 − 𝜃)
2𝐿𝐵2

𝑉 𝑇
𝑡
𝑜𝑢𝑡
𝑠
(𝜃𝐷 − )
2𝐿𝐵2
𝑇𝑠

𝑉𝑜𝑢𝑡 𝑇𝑠
𝑡
(𝜃𝐷 − )
2𝐿𝐵2
𝑇𝑠

−

𝑉𝑜𝑢𝑡 𝑇𝑆
(1 − 𝐷)(1 − 𝜃)
2𝐿𝐵2

|𝜃| < 𝐷 < 0.5

𝑉𝑜𝑢𝑡 𝑇𝑠
𝑡
(𝜃𝐷 − )
2𝐿𝐵2
𝑇𝑠
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(1 − 𝐷) < |𝜃| < 0.5

𝐷 < |𝜃| < 0.5

Table 8.2: The RMS Current of inductor LB2 for different operating cases.

Operating Case

Condition

Case 1

|𝜃| < (1 − 𝐷) < 0.5

Case 2

(1 − 𝐷) < |𝜃| < 0.5

Case 3

|𝜃| < 𝐷 < 0.5

Case 4

𝐷 < |𝜃| < 0.5

RMS Current of inductor LB2

𝐼𝐿𝐵2,𝑟𝑚𝑠 =
𝐼𝐿𝐵2,𝑟𝑚𝑠 =

𝑉𝑜𝑢𝑡 𝑇𝑠
𝜃 2 (3𝐷2 − 3𝐷 + 𝜃)
√−
2𝐿𝐵2
3

𝑉𝑜𝑢𝑡 𝑇𝑠 (𝐷 − 1)2 (−3𝜃 2 + 3𝜃 + 𝐷 − 1)
√
2𝐿𝐵2
3

𝐼𝐿𝐵2,𝑟𝑚𝑠 =

𝑉𝑜𝑢𝑡 𝑇𝑠
𝜃 2 (3𝐷2 − 3𝐷 + 𝜃)
√−
2𝐿𝐵2
3

𝐼𝐿𝐵2,𝑟𝑚𝑠 =

𝑉𝑜𝑢𝑡 𝑇𝑆 𝐷2 (3𝜃 − 3𝜃 2 − 𝐷)
√
2𝐿𝐵2
3

The maximum current of switches can be expressed as follows:
𝑖𝑆3,𝑚𝑎𝑥 = 𝑖𝐿𝐵2 (𝑡3 ) =

𝑉𝑜𝑢𝑡 𝑇𝑠
𝜃𝐷
2𝐿𝐵2

𝑖𝑆4,𝑚𝑎𝑥 = −𝑖𝐿𝐵2 (𝑡0 ) =

𝑉𝑜𝑢𝑡 𝑇𝑠
𝜃𝐷
2𝐿𝐵2

(8-25)

(8-26)

From Figure 8.4, it is apparent that the LVP and the HVP switches should withstand the
voltage of clamp capacitor VCc and VCo, respectively. Therefore, the voltage stress of power
switches can be obtained from (6) and (7) as follows:
𝑉𝑆1 = 𝑉𝑆2 = 𝑉𝑆3 = 𝑉𝑆4 =

𝑉𝐵𝑇
𝑉𝑜𝑢𝑡
=
1−𝐷
2

(8-27)

4) ZVS Performance
Aside from the conduction loss, the switching loss is another concern to provide the highefficiency operation. In this section, detailed analysis of the soft-switching performance in
the proposed converter is given. In the proposed converter, ZVS soft-switching
performance can be realized owing to the PPSM control algorithm. Figure 8.12 shows the
circuit modes when S1 and S2 are operating at ZVS.
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Figure 8.11: Normalized RMS current versus different phase-shift ratio and duty cycle.

In this case, before turn-on of S2, the current iLB2 is negative as shown in Figure 8.5 and
corresponding switching voltages are shown in Figure 8.12 (a). After turning-off of switch
S1, parasitic capacitance of switch S2, Coss2, discharges from VCc to zero and parasitic
capacitance of switch S1, Coss1, charges from zero to VCc, as shown in Figure 8.12 (b). After
the completion of the charging and discharging process, the difference of the current of the
inductors LB1 and LB2 freewheels through the antiparallel diode of switch S2. As switch S2
is provided with turn-on gate signals, it starts conducting at zero voltage. In similar way,
the ZVS operation of other switches can also be visualized.
In this part, the soft switching performance in this region during scenario I, the battery
discharging operation, is discussed. As discussed in section B, case 1 is recognized as the
low inductance current region, shown in Figure 8.11. In fact, the ZVS soft-switching
performance in the scenario I is quite similar to that in scenario II, III, and IV. The results
and analytical procedure derived in this section are valid for the proposed converter
regardless of the operation scenario.
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(a)

(b)

(c)
(d)
Figure 8.12: ZVS turn-on of switch S2. (a) just before turn-on instant. (b) rapid charging
and discharging of output capacitor Coss1 and Coss2. (d) antiparallel diode freewheeling.
(d) current polarity alternation.

The conditions to obtain ZVS performance of switches S1-S4 can be expressed by
𝑉𝑜𝑢𝑡 𝑇𝑠
𝜃𝐷) < 0
2𝐿𝐵2

For S1

(8-28)

𝑉𝑜𝑢𝑡 𝑇𝑠
𝜃(1 − 𝐷)) > 0
2𝐿𝐵2

For S2

(8-29)

For S3

(8-30)

For S4

(8-31)

𝑖𝑆1 (𝑡0 ) = (𝑖𝐿𝐵1 (𝑡0 ) −

𝑖𝑆2 (𝑡2 ) = (𝑖𝐿𝐵1 (𝑡2 ) −

𝑖𝑆3 (𝑡1 ) = (−

𝑉𝑜𝑢𝑡 𝑇𝑠
𝜃(1 − 𝐷)) < 0
2𝐿𝐵2

𝑉𝑜𝑢𝑡 𝑇𝑠
𝑖𝑆4 (𝑡3 ) = (
𝜃𝐷) > 0
2𝐿𝐵2

The maximum and minimum inductor current iLB1 happens at t0 and t2, respectively, which
can be calculated by
𝑃𝐵𝑇 𝑉𝐵𝑇 𝐷𝑇𝑠 𝑉𝑜𝑢𝑡 𝑇𝑠 𝜃(2𝐷 − 2𝐷2 − 𝜃) 𝑉𝐵𝑇 𝐷𝑇𝑠
𝑖𝐿𝐵1 (𝑡0 ) =
−
=
−
𝑉𝐵𝑇
2𝐿𝐵1
2𝐿𝐵2
1−𝐷
2𝐿𝐵1
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(8-32)

𝑃𝐵𝑇 𝑉𝐵𝑇 𝐷𝑇𝑠 𝑉𝑜𝑢𝑡 𝑇𝑠 𝜃(2𝐷 − 2𝐷2 − 𝜃) 𝑉𝐵𝑇 𝐷𝑇𝑠
𝑖𝐿𝐵1 (𝑡2 ) =
+
=
+
𝑉𝐵𝑇
2𝐿𝐵1
2𝐿𝐵2
1−𝐷
2𝐿𝐵1

(8-33)

According to (28) and (29), the soft-switching condition of switches S1 and S2 is more
rigorous than that of switches S3 and S4 due to the DC current injection. Thus, ZVS turnon performance of all switches can be satisfied once the following conditions are met.
𝑖𝑆1 (𝑡0 ) =

𝑉𝑜𝑢𝑡 𝑇𝑠 𝜃(𝐷−𝐷 2 −𝜃)
2𝐿𝐵2

𝑖𝑆2 (𝑡2 ) =

1−𝐷

−

𝑉𝐵𝑇 𝐷𝑇𝑠
2𝐿𝐵1

𝑉𝑜𝑢𝑡 𝑇𝑠 𝜃(4𝐷−3𝐷 2 −𝜃)
2𝐿𝐵2

1−𝐷

<0

>0

(8-34)
(8-35)

From (34) and (35), it is apparent that the ZVS performance depends on the duty cycle,
the phase-shift ratio, the output voltage, the inductance LB2, and switching frequency fs.
The ZVS current of switch S2 is shown in Figure 8.13 (a), which implies that the ZVS of
switch S2 at turn-on instant can be realized in the overall duty-cycle and phase-shift ratio.
Another condition to achieve the ZVS performance is that the energy stored in the
inductance LB2 should discharge the output capacitor of switch S1 to zero. Thus, the
detailed ZVS condition of switch S1 can be derived as:
(𝑖𝐿𝐵2 (𝑡0 ))2 >

2
2𝐶𝑜𝑠𝑠 𝑉𝐶𝑐
+ (𝑖𝐿𝐵1 (𝑡0 ))2
𝐿𝐵2

(8-36)

The soft switching range of switch S1 is depicted in Figure 8.13 (b) as a function of battery
voltage VBT and output power Pout. It can be seen that that the larger inductance LB2, the
easier switch S1 can obtain ZVS. It demonstrates that ZVS current of switch S1 reduces
when the output power increases. Additionally, it highlights that as the output capacitance
of switch decreases, the soft-switching range of switch S1 increases. So, GaN switches
allows for the implementation of soft-switching performance in a wide range of output
power and input voltage due to their smaller output capacitance compared to their silicon-
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based counterparts. As a conclusion, ZVS can be implemented for all the switches for a
wide operating range in this case. It is noteworthy that soft-switching performance of
switches in other cases can be ensured similarly.

(a)
(b)
Figure 8.13: ZVS current of switches S1 and S2. (a) Normalized ZVS current of switch
S2 versus different phase-shift ratio and duty cycle. (b) ZVS current of switch S1 versus
different battery voltage and output power.

8.2.2

Design Considerations

1) Passive Component Selection:
In this section, the design guide to choosing the inductors LB1 and LB2 and the auxiliary
capacitor Caux is given. The inductor LB1 works as a filter in the boost converter to limit the
battery current ripple, so it can be obtained as follows:
𝐿𝐵1 =

𝐷𝑇𝑆 𝑉𝐵𝑇
(𝛥𝐼𝐿𝐵1 )

(8-37)

The design of inductor LB2 is of paramount importance for the proposed converter since it
plays an indisputable role in the soft switching, the conduction losses, and the maximum
transferred power; so, more attention should be given to its selection. According to (31)
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and (36), to achieve the soft-switching, the inductor LB2 should satisfy the following
conditions (38)-(39).
𝐿𝐵2 >

𝐿𝐵2 >

𝜃(𝐷 − 𝐷2 − 𝜃)𝑉𝑜𝑢𝑡
𝐿𝐵1
(1 − 𝐷)𝐷𝑉𝐵𝑇

(8-38)

2
2𝐶𝑜𝑠𝑠 𝑉𝐶𝑐
2

𝑉𝑢𝑡𝑜 𝑇𝑠
𝑉𝑜𝑢𝑡 𝑇𝑠 𝜃(2𝐷 − 2𝐷2 − 𝜃) 𝑉𝐵𝑇 𝐷𝑇𝑠
( 2𝐿
𝜃𝐷)2 − ( 2𝐿
− 2𝐿 )
1−𝐷
𝐵2

𝐵2

(8-39)

𝐵1

It can be observed that the larger inductance LB2 is selected, the more possible soft-switched
turn-on operation can be. On the other hand, according to (8-18), increasing LB2 shrinks
the maximum transferred power.
Regarding the auxiliary capacitor Caux, it is assumed this capacitor acts as a voltage source;
so, this capacitance should be chosen such that it is adequately large. In addition, the
auxiliary capacitance is selected so large that the resonance between the auxiliary capacitor
Caux and inductor LB2 is avoided.
2) Control Scheme
As previously discussed, a PPSM scheme is implemented in the proposed STPTLC. As
exhibited in Figure 8.14 (a), utri1 and utri2 are the two carrier signals, D is the duty-cycle of
switches S1 and S3 and regulated by control voltage uD, and  is the phase shift ratio
between utri1 and utri2, and TS is the switching period. Balancing the power and voltage
between battery and PV, duty-cycle D is applied as one of the control freedoms, while the
phase shift ratio  is employed as the second control freedom to regulate the voltage and
power between PV and load. Based on the operation principles of STPTLC, the equivalent
circuit between the battery and PV is an asymmetrical bidirectional half-bridge converter,
and the equivalent circuit between the PV and the load is a non-inverting bidirectional
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buck-boost converter. The modulation scheme depicted in Figure 8.14 (a) paves the way
for the independent control of the control of ABHB converter and noninverting
bidirectional buck-boost converter. In other words, the PV resembles the output of the
ABHB converter and input of noninverting bidirectional buck-boost converter, implying
the load and the battery is decoupled by the PV. The block diagram of control scheme is
shown in Figure 8.14 (b), including maximum power point tracking (MPPT) control of PV,
battery charging control, and load voltage control. The MPPT controller is adopted for
extracting maximum available power from PV module under all conditions. Since the
battery voltage is constant, the output voltage can be regulated by a voltage-mode control
loop. The sign of phase-shift ratio  indicates the power flow direction. The positive and
negative values indicate the power flow from LVP to HVP and from HVP to LVP,
respectively. Due to the symmetrical performance of converter in Scenarios I and III,
seamless power flow can be obtained by adopting PPSM. To balance the voltage of output
capacitors CO and CC, the duty-cycle D is employed that aids in developing the ZVS range
for HVP switches and equalizing the voltage stress across all switches.
3) PCB Layout Considerations
The use of GaN switches is rapidly increasing in high-efficiency, high-power density
applications due to their intrinsic merits; however, special care should be taken not only
for the component selection, but the PCB layout as well to take full advantage of the
intrinsic capabilities of the GaN switches in the final design. Main issues to be addressed
in the adoption of GaN switches in power converters are controlling the voltage and current
variation, di/dt and dv/dt, which necessitates proper attention to the PCB design to
minimize the parasitic elements.
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(a)
(b)
Figure 8.14: Control scheme: (a) modulation scheme, (b) control block diagram of
proposed converter.

So, it is necessary to have precise simulation model to make sure that the behavior of the
circuit is in accordance with the experimental design. Figure 8.15 shows the schematic
diagram of STPTLC including different parasitic elements, consisting of the driving circuit
and decoupling capacitors. In Figure 8.15, LSwi and LCwi represent the source parasitic
inductance and the common parasitic inductance, respectively. LCi, LPi, and LDi represent
the power loop inductance, LG1, LS1, and LDr1 represent the gate driver loop inductance.
Also, C1 to C8 is used to model the driving capacitors, and CDec1 and CDec2 show the
decoupling capacitor. Cissi, Cossi, and Cgdi are the input capacitance of switch Si, output
capacitance of switch Si, and Miller capacitors, respectively. RGi and RSi represent the gate
resistor and parasitic gate resistor, respectively. To reach an optimal performance,
designing a PCB with low common source inductance, power loop inductance, and gatedriver loop is critical [32].
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Both common source inductance and power loop inductance cause huge overshoot on
the drain-source voltage; however, the power loop inductances are the most crucial
parameter that can increase the voltage spikes across the drain-source of the switch. So,
minimizing the power loop inductances is of great importance. To ensure the power loop
inductances are small, the source pin of switches S2 and S4 should be connected to the drain
pin of switches S1 and S3 by the shortest path, respectively. Also, the ground pin of the
driver is directly connected to the source pin of the switch to reduce the common source
inductance, and consequently to avoid false turn-on and turn-off.
For this study, it was of interest to investigate the impact of placement on the parasitic
inductance. In fact, a possible solution to the problem of parasitic inductances is proper
placement of components on PCB. In the lateral structure, two switches of a half-bridge
are placed on the same side of PCB, and conversely, in the vertical structure, two switches
are mounted on the different sides resulting in small parasitic inductance [33]. In this
chapter, to minimize the parasitic inductance, all switches S1, S2, S3, and S4 are mounted
on the top layer of PCB and decoupling capacitors are placed on the bottom-side, shown
in Figure 8.16. Moreover, to diminish the parasitic inductance, 4-layer structure of PCB is
adopted by putting the polygon copper pour in parallel in 4 layers, and the switches are
placed very close to each other as well, depicted in Figure 8.16 (a). From Figure 8.16(c),
the current paths are stretched into the wide parallel planes in all layers, acting like an
interleaved configuration, leading to small parasitic inductance.
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Figure 8.15: The equivalent circuit of BHB module including various parasitics.
This approach is also applied to the gate-driver circuit to decrease the gate driver loop
inductance. The driver circuits are mounted exactly beneath the switches to reduce the
length of the driving loop. A model is simulated in the ANSYS Q3D Extractor to estimate
different parasitic components, indicates that the commutation loop inductance of proposed
layout (LP1, LP2, LC1, LC2, LD1, LD2, LD3, LD4) is 1.2 nH, common parasitic inductance (LCS,
LCS2, LCS3, LCS4) is 0.5 nH, the quasi-common parasitic inductance is 0.3 nH, and gate
driver loop inductance is 2.2nH. Then, these values are used for the parasitics elements in
the simulation to estimate the voltage spike across the switches.
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(a)
(b)
(c)
Figure 8.16:. Layout of STPTLC; (a) Top view. (b) Bottom view. (c) Side view.
8.2.3

Comparison of The Proposed STPTLC and Other Three-Port

Converters
A close look at the proposed converter and comparing it with other converters is of great
importance since it provides useful information about different features of TPCs for various
applications. Table 8.3 presents a number of performance parameters to compare the
proposed STPTLC and new TPC topologies, including nonisolated converters cited in [17],
[19], and [31], partially-isolated converter cited in [11], and isolated converter cited in [16].
Topologies are compared under certain characteristics such as number of components
including switch, diode, inductor, and transformer, control technique, voltage stress of
switches, and efficiency. The comparison is made only on the bases of simple synthesized
topology. Control schemes and extra cells added to achieve additional benefits are not
taken into account in this comparison. Regarding the soft switching operation, all of
switches in these converters can achieved ZVS at turn-on, except the nonisolated
converters cited in [19], in which the hard-switching operation of switch and reverserecovery problem of diodes deteriorate the efficiency. Although the partially-isolated
converter cited in [11] has the least number of switches, this converter lacks the feature of
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the bidirectional power flow since the diode rectifier is employed in the output stage; so,
the working scenario III is not possible with this topology.
Looking at the state-of-the-art control scheme, a classic PWM is used in the most
nonisolated converters such as converters cited in [17], [19], and [31], in which a simple
algorithm is adopted. The duty-cycle is the only parameter to regulate the voltage and
power flow, implying the independent control of power and voltage is not feasible. One
approach to regulate the voltage of three ports independently is introduced in the partiallyisolated converter cited in [11], which is based on the combination of pulse frequency
modulation (PFM) and PWM. Nevertheless, the interdependence of impedance and
frequency complicates the design of passive components. Moreover, this control technique
allows for voltage regulation for a limited operating range. The independent voltage
regulation of different ports can be tackled by PPSM control scheme that provides
decoupled control of power and voltage by employing phase-shift and duty-cycle,
respectively. PPSM control scheme is adopted in the proposed converter for hybrid
renewable energy systems with energy storage device, which can extend ZVS for a wide
range of operation and decreasing the circulating current. Although PPSM control
technique is applied for the isolated converter [16], high number of switches in this
converter increases the complexity of the control circuit, diminishes the overall system
efficiency, and increases the cost. Even though both proposed converter and the
nonisolated converters [19] consist the same number of semiconductor devices, the
bidirectional power flow for all three ports is possible only in the proposed converter.
Compared to other converters, the proposed converter offers the main features of TPCs
with a smaller number of switches and diodes as well as fewer magnetic cores. In brief,
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stacked configuration offers high voltage gain with reduced voltage stress across the
switches, providing the conditions to employ the switches with smaller on-resistance
RDS(ON) that results in higher efficiency. This particular combination of high-efficiency,
high-power density, and high-frequency behavior intrinsic to GaN, makes the converter
attractive for applications that size is a critical parameter.
Table 8.3: Comparison study between the proposed converter and other TPCs.
Nonisolated

Nonisolated

Converter

Converter

[19]

[31]

No. of switches

3

6

No. of diodes

1

Specification

No. of
transformer
No. of inductors
Boost voltage
gain (Vo/Vin1)
Voltage stress
of switches
Control
technique

Partiallyisolated

Isolated

Proposed

converter

converter [16]

Converter

2

14

4

0

4

0

0

0

0

1

2

0

3

2

1

2

2

1/(1-D)

1/(1-D)

N/(1-D)

ND(1-D)RL/(Lf fS)

2/(1-D)

Vin1/(1-D)

Vin1/(1-D)

Vin1/(1-D)

Vin1

Vin1/(1-D)

PWM

PWM

PPSM

PPSM

2

3

2

3

3

Yes

Yes

Yes

Yes

[11]

PWM+
PFM

No. of ports
with
bidirectional
power flow
capability
Soft switching

Only two
switches

The energy stored in inductors (EL) and the energy stored in capacitors (EC) provide a
means for estimating the volume of a given converter. The stored energy in the inductors

213

and capacitors of a converter can be calculated by (40) and (41), respectively, where ILi is
the dc current flowing in inductor Li and VCi is the dc voltage of capacitor Ci.
𝐸𝐿 = ∑

2
𝐿𝑖 𝐼𝐿𝑖
2

(8-40)

𝐸𝐶 = ∑

2
𝐶𝑖 𝑉𝐶𝑖
2

(8-41)

The stored energy in the inductors and capacitors for the nonisolated converters in Table
III is depicted in Figure 8.17 (a) and (b), respectively, when Vo = 400V, Po = 1 kW, fs =
100kHz, and VBT = 50~100 V. From Figure 8.17 (a), the inductive stored energy in the
proposed converter is lower than that of the converters in [19] and [31], while the inductive
stored energy in the proposed converter is higher than that of the converter in [17]. It
implies that the estimated weight and size of the passive components for the proposed
converter is lower than that of the converters in [19] and [31] and higher than that of the
converters in [17]. Figure 8.17 (b) shows the total capacitive stored energy for different
three-port converters. It is clear that the proposed converter has a total capacitive energy
less than the converters introduced in [19] and [31] due to the employing three-level
structure at the high-voltage side (HVS). Similar to the proposed converter, the converter
introduced in [17] has three-level structure at HVS, offering the minimum total capacitive
energy. However, compared to the proposed converter, the converter introduced in [17]
only uses the inductor to transfer the energy to the HVS. In the proposed converter, the
resonance between the capacitor and inductors allows the designer to control the current of
the switches to reduce the turn-off losses. Moreover, even though the total number of the
semiconductors in the converter introduced in [17] is more that of the proposed converter,
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the operation in scenario III to transfer the power from HVS to the battery is not possible
in converter [17].

(a)
(b)
Figure 8.17: Comparison of the inductive and capacitive stored energy for different
nonisolated TPCs. (a) Inductive stored energy. (b) Capacitive stored energy.
8.3 Experimental Results and Analysis
In this section, the experimental verification of a 1kW prototype of the PWM plus phaseshift modulated STPTLC are given to prove the theoretical analysis and operation principle
of the proposed converter. The design specifications for the prototype are illustrated In
Table 8.4.
Table 8.4: Design specifications.
Parameters

Value

Battery voltage VBT

50-100 V

PV voltage VPV

100-200 V

output voltage Vout

400 V

output power Pout

1000 W

switching frequency fs

100 kHz

Switches

GS66508T (650 V, 30 A, RDS(ON) of 50 mΩ)

Inductor LB1

300 uH

Inductor LB2

10 uH

Auxiliary capacitor Caux

DCP4I052006JD2KSSD (WIMA, 20 uF, 600 V)

Output capacitor (CC and CO)

DCP4I052006JD2KSSD (WIMA, 20 uF, 600 V)
in parallel with C5750X6S2W225K250KA (TDK, 2.2 uF, 450 V)
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8.3.1

Loss Analysis of Proposed Converter

Referring to Figure 8.5 and [1], the equations for calculating the losses in converters using
GaN devices can be obtained. Table 8.5 gives the loss equations for key components,
including the switching and conduction losses of switches, core and conduction losses of
magnetic cores [34]. In this chapter, due to ZVS performance, the capacitive switching loss
as well as the loss of capacitor is not considered. To calculate the switching loss for GaN
devices, simulation using LTSpice model by the manufacturer is beneficial. The double
pulse simulation model can precisely estimate the turn-on and turn-off losses.
The turn-on loss and the turn-off loss under different drain-source voltages for eGaN
HEMTs GS66508P from GaN Systems Inc. can be calculated using LTSpice model. The
loss breakdown under different load conditions using the equations given in Table 8.5 is
presented in Figure 8.18.
Table 8.5: Loss equations for key components.
Parameters

Value
2
𝑃𝐶 = 𝑅𝐷𝑆(𝑜𝑛) 𝐼𝑆,𝑟𝑚𝑠

Conduction loss
Switches (S1-S4)

Switching loss

By integrating the product of the voltages and
currents using double pulse test circuit
𝑃𝐺 = 𝑉𝑑 𝑄𝑔𝑎𝑡𝑒 𝑓𝑠

Gate drive loss
Inductors

𝑃𝑣 =

Core loss

(LB1 and LB2)

𝑓𝑆
+ 𝑑 ∗ (𝑓𝑆2 𝐵2 )
𝑎
𝑏
𝑐
+
+
𝐵3 𝐵2.3 𝐵1.65
2
𝑃𝑊 = 𝑅𝐸𝑆𝑅 𝐼𝐿,𝑟𝑚𝑠

Winding loss

*fs is the switching frequency, Qgate is the total gate charge and Vd is the drive voltage, which in case of
SI8261BAC is 6.8V, B is the peak AC flux density, RESR is the equivalent series resistance of the inductor,
and the coefficients a, b, c and d can be derived from datasheet.
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(a)

(b)

(c)
(d)
Figure 8.18: Loss breakdown for different scenarios under full-load and half-load
condition. (a) Full-load Pout=1000W, VBT=100 V, D=0.53, and scenario I. (b) Full-load
Pout=1000W, VBT=100 V, D=0.53, and scenario III. (c) Half-load Pout=500W, VBT=60
V, D=0.75, and scenario I. (d) Half-load Pout=500W, VBT=60 V, D=0.75, and scenario
III.
The maximum theoretical efficiency for scenario I and III is 97.9 % and 97.8%,
respectively. It can be concluded that, due to using GaN switches, the conduction loss in
the proposed converter is decreased compared to its silicon-based counterparts.
8.3.2

Experimental Results

A 1kW prototype of proposed STPTLC converter was implemented to verify the
theoretical analysis. The design specifications and the components used in the prototype
are given in Table 8.4. Use of GaN switches aids in high-efficiency and high-power density
due to their small on-resistance RDS(ON), zero reverse-recovery, and small packaging. The
experimental results for different scenarios I – IV are shown in Figure 8.19 - Figure 8.22,
respectively. Since the conventional TPC converters lose the soft-switching performance
at light load, the converter performance at output power Pout=100 W is investigated from
an efficiency viewpoint, shown in Figure 8.19.
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The battery voltage VBT, the voltage of output capacitors VCo and VCc, and output voltage
Vout are shown in Figure 8.19 (a). As it is clear the voltage of capacitors CC and CO are
balanced, and the control circuit is working properly. The gate pulse of switches in scenario
I are shown in Figure 8.19 (b), in which the duty-cycle is approximately 0.5. There is no
voltage ringing caused by parasitics in the gate pulses, implying the design of gate driving
circuit in PCB layout is carried out correctly.
To study ZVS performance, the gate signals and voltage stress across switches S1, S3, S4,
and S2 are shown in Figure 8.19 (c), (d), (e), and (f), respectively. The voltage stress of all
switches is 200 V, which is half of the output voltage. Therefore, low voltage switches with
low on-resistance RDS(ON) can be used. The voltage spike on switch S2 is more than other
switches, which is 20 V (about 10%), meaning that low parasitic inductance is achieved by
optimizing the PCB layout design. Figure 8.19 (c) and (f) illustrate the detailed turn-on
instant for the switch S1 and S2 at 100 W, demonstrating ZVS is realized even under light
load condition.
The results of converter performance at full load 1 kW for scenario I are shown in Figure
8.19. The gate signals for scenario I at full-load condition is shown in Figure 8.20 (a),
indicating the duty-cycle is about 0.72. Figure 8.20 (b) clearly indicates that the clamp
circuit is reducing the voltage stress of switches S1 and S2. Figure 8.20 (c), (d), and (e)
show the gate pulse and voltage stress on the switches S1, S2, and S4, respectively.
As it is clear ZVS soft-switching performance is achieved for all switches. The inductor
current iLB1 and iLB2, and the gate signal of switch S1 are shown in Figure 8.20 (f). The
current ripple of battery is in the acceptable range confirming that the design of inductor
LB1 is precise.
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(a)

(b)

(c)

(d)
(e)
(f)
Figure 8.19: Experimental results during scenario I at light load when D=0.5 (VBT =
100 V, Vout = 400 V, POut = 100 W). (a) Battery voltage, output voltage, voltage across
capacitors Co1 and Co2. (b) Gate-source voltage of switches. (c) gate-source and drainsource voltage of switch S1. (d) gate-source and drain-source voltage of switch S3. (e)
gate-source and drain-source voltage of switch S4. (f) gate-source and drain-source
voltage of switch S2.

As expected, the experimental results shown in Figure 8.20 (f) prove that the inductor
current iLB2 is flat since the voltage of capacitors CC, CO, and Caux are equal.
As shown in Figure 8.21, the operation of proposed converter under full-load condition
in scenario III is in the line with the theoretical analysis. Figure 8.21 (a) depicts the gate
pulses of switches. The phase-shift between the gate pulse of switches S1 and S3 is 1us and
the duty-cycle is 0.53. Also, the gate-pulse of switches highlights that the adopted
technique to reduce the parasitic inductance is effective and there is not any false turn-on
or turn-off. The gate pulse and voltage stress across the switches S1, S2, and S3 are shown
in Figure 8.21 (b), (c), and (d), respectively. These figures provide evidence that the soft
switching at turn-on instant is achieved in scenario III.
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(a)

(b)

(c)

(d)
(e)
(f)
Figure 8.20: Experimental results during scenario I at full-load condition when
D=0.72 (VBT = 60 V, Vout = 400 V, PO = 1 kW). (a) Gate-source voltage of switches.
(b) drain-source voltage of switches S1 and S2 (c) gate-source and drain-source
voltage of switch S1. (d) gate-source and drain-source voltage of switch S2. (e) gatesource and drain-source voltage of switch S4. (f) gate-source voltage of switch S1 and
inductor current iLB1 and iLB1.

The inductor current iLB1 and iLB2, and the gate signal of switch S1 and S3 are shown in
Figure 8.21(e). There is perfect agreement between the theoretical analyses discussed in
the previous section and the experimental results shown in Figure 8.21 (e). The battery
voltage VBT, the voltage of output capacitors VCo and VCc, and output voltage Vout are
demonstrated in Figure 8.21(f). As predicted by (10), the experimental result proves that
the voltage gain is four when duty-cycle is 0.53. The results of converter performance
during scenarios II and IV are demonstrated in Figure 8.22. The gate pulse, drain-source
voltage of switch S1 and the inductor current iLB1 are depicted in Figure 8.22 (a).
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(a)

(b)

(c)

(d)
(e)
(f)
Figure 8.21: Experimental results during scenario III at full load when D=0.53 (VBT =
100 V, VDC = 400 V, PO = 1000 W). (a) Gate pulse of switches. (b) gate-source and
drain-source voltage of switch S1. (c) gate-source and drain-source voltage of switch S2.
(d) gate-source and drain-source voltage of switch S3. (e) gate-source of switches S1 and
S3, inductor current iLB1 and iLB1. (f) Battery voltage, output voltage, voltage across
capacitors Co1 and Co2.

(a)
(b)
Figure 8.22: Experimental results during scenario II and IV at full load when D=0.6 (VBT
= 80 V, VCc = 200 V, PO = 1000 W). (a) Gate-source and drain-source voltage of switches
S1 and inductor current iLB1 during scenario II when PPV=1020 W. (b) battery voltage and
gate-source voltage of switches S1 and S2 during scenario IV.

The generated power of PV array (PPV=1020 W) is more than the power demanded by load
(Pout=1000 W); so, the battery is charged by the surplus power. Figure 8.22(b) shows the
gate voltage of switch S1 and S3, and the battery voltage (VBT =60 V) when the PV voltage
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is 200 V and the duty cycle is 0.62. The experimental results also clearly substantiate that
the control scheme is working properly in all operating scenarios.
Regarding the application of the proposed three-port converter for hybridizing renewable
energy sources, the controller performance with wide-range changed battery voltage is
experimentally verified. Figure 8.23 (a) shows the output voltage Vout when the battery
voltage VBT is changed gradually from 50 V to 100 V over dozens of seconds. It can be
seen that the output voltage follows the reference voltage of 400 V with wide-range
changed battery voltage, implying the wide voltage-gain range from 4 to 8 is achieved. To
evaluate the dynamic behavior of the proposed three-port converter, a step-change of load
is applied to the proposed circuit. Figure 8.23(b) demonstrates the output voltage and the
inductor current iLB1 while there is a step change of load between 160  and 200  It can
be concluded that the control technique keeps the output voltage constant with the load
step-change.

(a)
(b)
Figure 8.23: Controller performance verification. (a) Output voltage with wide-range
changed battery voltage from 50 V to 100V.(b) Output voltage and inductor current
when load step-change between 160  and 200 .
The theoretical and measured efficiency during scenario I and III are depicted in Figure
8.24 (a). The maximum theoretical and experimental efficiency happens at 600 W, which
are 97.9% and 97.7%, respectively. Theoretical and experimental efficiency at full load

222

condition are 97.5% and 97.3%, respectively. The developed prototype is shown in Figure
8.24 (b).

(a)
(b)
Figure 8.24: Efficiency curves and prototype of the proposed converter. (a) Calculated
and measured efficiency curves. (b) Laboratory prototype of STPTLC.
8.4 Conclusion
In this chapter, a three-port three-level converter for hybridizing of renewable energy
sources is introduced which features simple topology, low voltage stress across switches,
ZVS performance for wide load variation, and decoupled control of power and voltage. It
also benefits the inherent advantages of the conventional ABHB converter in terms of the
lower number of components, small size, and weight. The proposed STPTLC has different
operation scenarios based on the output power of PV that varies with weather and daytime.
The RMS current of inductance and the boundary condition of the phase-shift controller in
different operation scenarios are analyzed to find the low-conduction-loss operation mode.
A control system comprised of PWM and phase-shift controlled algorithm is proposed,
which provides a solution to cope with the wide input voltage variation as the voltage and
power are regulated independently. Finally, the performance of proposed STPTLC was
verified using a 1 kW, 100 kHz experimental setup built with GaN switches.
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Chapter 9

An Integrated Interleaved Ultra High Step-Up DC-DC Converter

Using Dual Cross-Coupled Inductors with Built-in Input Current Balancing
for Electric Vehicles
9.1

Introduction

An integrated interleaved dc-dc converter with ultra-high voltage gain and reduced voltage
stress based on the coupled-inductors and switched-capacitor circuits is proposed in this
chapter, which is suitable for interfacing the low-voltage energy sources, such as fuel-cell,
with a high-voltage dc bus in electric vehicle applications. Input-parallel connection of the
coupled-inductors offers a reduced input current ripple and the current rating of
components, as well as automatic input current sharing without a dedicated current sharing
controller. A promising power-density improvement technique is given, in which only one
magnetic core is utilized to implement two coupled-inductors that can provide the filter
functionality as well as transformer behavior. To suppress the voltage ringing resulting
from the leakage inductors, the active-clamp configuration is employed that can facilitate
the soft-switching performance for all switches in a wide range of output power. A voltage
multiplier stage is adopted to not only boost the voltage gain but help alleviate the reverserecovery problem of diodes. The steady-state performance, theoretical analysis, and a
comparison with the state-of-the-art converters are given in this chapter. Finally,
experimental results of a 1 kW, 100 kHz prototype are provided to confirm the validity of
the proposed concept.
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9.2 Proposed Integrated Interleaved Ultra High Step-Up DC-DC Converter with
Dual Coupled-Inductors
Hybrid Electric vehicles (HEVs) have received much attention in the past decade due to
environmental and economic benefits. Fuel-cell (FC)-powered HEVs are attracting
considerable interest as FCs offer high-efficiency performance with the lowest emission,
and they are cheap in terms of capital cost compared to other renewable energy sources
[1]-[4]. General scheme of the power train of an FC-powered HEV depicted in Figure 9.1,
where the voltage levels of FC (about 20-30V) are relatively low compared to that of dcbus voltage. So, a high step-up dc-dc converter (HSUC) is recognized as being the essential
power conversion unit, which is characterized by having high voltage gain, high powerdensity, high reliability, high efficiency, and low cost [5]-[7]. Small input current ripple is
another characteristic that is a key performance indicator in FC-based power systems. In
other words, the input current ripple directly impacts the lifetime of FC system [8].

Figure 9.1: General scheme of power train of an HEV based on the fuel cell.
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9.2.1

Circuit Configuration

The general layout of the proposed IIUHSC is shown in Figure 9.2 (a), which is derived
from the interleaved half-bridge converter. The IIUHSC consists of a current-auto-balance
integrated interleaved stage (CABIIS), a ZVS active-clamp switching stage (ACSS), and a
voltage multiplier stage (VMS). CABIIS is comprised of the primary windings of two
coupled inductors, connected in a way that the automatic current distribution can be
realized, and the current stress of semiconductors can be reduced. ACSS paves the way for
the soft-switching performance and confining the voltage stress across the switches. The
high voltage conversion ratio is achieved by virtue of the VMS, which is composed of
series-connection of the secondary windings of coupled inductors. The multiplier
capacitors not only help increase the voltage gain but also serve as the dc-blocking
capacitor. As a result, the converter operates in continuous conduction mode (CCM). As
shown in Figure 9.2(a), in the proposed concept, only one magnetic core is utilized to fulfil
the functions of both input filters and coupled inductors. Figure 9.2 (b) demonstrates the
equivalent circuit of the proposed converter, where S1 and S2 represent the main switches;
SC1 and SC2 denote the clamp switches; CC is the clamp capacitor; Do1 and Do2 denote the
output diodes; Dr1 and Dr2 represent the regenerative diodes; Cm1 and Cm2 denote the
multiplier capacitors; Vin, Vout, and Rout denote the input voltage, output voltage, and the
load, respectively. Also, the coupled inductors are modeled by the ideal transformers, the
leakage inductors Lk1 and Lk2, and the magnetizing inductors Lm1 and Lm2. Note the primary
inductor L1a with N1a turns is coupled with its secondary inductor L2a with N2a turns.
Similarly, the primary inductor L1b with N1b turns is coupled with its secondary inductor
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L2b with N2b turns. To simplify the analysis, turns-ratio is defined by n = N2b / N1a = N2a /
N1a.
9.2.2

Operation Modes

Due to the specific connection of coupled-inductors and dc-blocking capacitor at the
secondary side, the IIUHSC operates in CCM; so, the duty cycle should be more than 0.5.
The duty cycles (D) of the main switches are identical and there is a phase-shift of 180o
between the gate pulses of the main switches. The operation of converter during one
switching period Ts can be divided into 16 modes, as illustrated in Figure 9.3. Due to the
symmetry of the circuit, only 8 operation modes are analyzed in this section, which are
depicted in Figure 9.4 and are explained in the following.

(a)

(b)

Figure 9.2: Proposed IIUHSC converter. (a) Schematic. (b) Equivalent circuit with
magnetic component model.

Mode 1 [t0 ~ t1]: Prior to t0, the main switches are ON, and the clamp switches are OFF.
All the diodes are reversed-biased. During this mode, the magnetizing and the leakage
inductors, Lm1 and Lm2, Lk1 and Lk2, are being charged by the input voltage linearly. As
shown in Figure 9. 4(a), the load is being supplied by output capacitors. This mode can be
described by
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𝑖𝐿𝑚1,2 (𝑡) = 𝑖𝐿𝑘1,2 (𝑡) = 𝑖𝐿𝑚1,2 (𝑡0) +

𝑉𝑖𝑛
(𝑡 − 𝑡0 )
𝐿𝑚1,2 + 𝐿𝑘1,2

(9-1)

Mode 2 [t1 ~ t2]: At t1, the gate-pulse of S1 is removed and it turns off, depicted in Figure
9.4(b). Since the parasitic capacitor of switch S1 controls the voltage variation across the
switch, the ZVS performance at turn-off can be achieved. Due to the small capacitance of
parasitic capacitor, the voltage of switch S1 charges linearly and can be expressed as
𝑣𝑑𝑠1 (𝑡) ≅

𝑖𝐿𝑚1 (𝑡1 )
(𝑡 − 𝑡1 )
𝐶𝑠1

(9-2)

At the end of this mode, the voltage of the switch reaches to the clamp capacitor voltage
VCc.
Mode 3 [t2 ~ t3]: This mode starts when the antiparallel diodes of switch SC1 starts
conducting the current. So, the voltage stress of switch S1 is clamped to VCc, shown in
Figure 9.4(c). In the meanwhile, the energy of input source is being stored in the
magnetizing and leakage inductors.
Mode 4 [t3 ~ t4]: At the beginning of this mode, the diodes Do1 and Dr2 turn on. In this
mode, the energy stored in the magnetizing inductors is transferred to the output capacitor
Co1. As illustrated in Figure 9.4(d), the multiplier capacitor Cm1 is discharged in this mode.
The equations describing this mode are given as follows:
𝑉𝑖𝑛 − 𝑉𝐶𝑐
(𝑡 − 𝑡3 )
𝐿𝑚1

(9-3)

𝑖𝐿𝑘1 (𝑡) = 𝑖𝐿𝑘1 (𝑡3 ) +

𝑉𝑜1 − 𝑉𝐶𝑚1 − (𝑛 + 1)𝑉𝐶𝑐
(𝑡 − 𝑡3 )
𝑛𝐿𝑘1

(9-4)

𝑖𝐿𝑘2 (𝑡) = 𝑖𝐿𝑘2 (𝑡3 ) −

𝑉𝑜1 − 𝑉𝐶𝑚1 − (𝑛 + 1)𝑉𝐶𝑐
(𝑡 − 𝑡3 )
𝑛𝐿𝑘2

(9-5)

𝑖𝐿𝑚1 (𝑡) = 𝑖𝐿𝑚1 (𝑡3 ) +
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Figure 9.3: Key waveforms of the proposed converter.

Mode 5 [t4 ~ t5]: At the begging of this mode, the turn-on pulse is applied to the gate of
SC1. Therefore, the ZVS performance of SC1 is achieved. As shown in Figure 9.4(e), the
equivalent circuit of converter in this mode is the same as that of the previous mode.
Mode 6 [t5 ~ t6]: At t=t5, the clamp switch Sc1 turns off. Then a resonant circuit composed
of the leakage inductor Lk1 and the parasitic capacitor of switch CS1 is formed. Accordingly,
the current of Lk1 changes linearly due to the small capacitance of CS1, and the stored energy
of CS1 is transferred to the leakage inductor. During this mode, the voltage of the switch
Sc1 increases linearly as well. The equivalent circuit in this mode is shown in Figure 9. (f).
The voltage of switch S1 can be defined by
𝑣𝑑𝑠1 (𝑡) ≅ 𝑉𝐶𝑐 −

𝑖𝐿𝑚1 (𝑡5 )
(𝑡 − 𝑡5 )
𝐶𝑠1
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(9-6)

Mode 7 [t6 ~ t7]: At t=t6, the voltage of switch S1 becomes zero and its antiparallel diode
turns on. The current of diodes Do1 and Dr2 decreases linearly, and its slope is controlled
by the leakage inductance.
𝑖𝐿𝑘1 (𝑡) = 𝑖𝐿𝑘1 (𝑡6 ) −

𝑉𝑜1 − 𝑉𝐶𝑚1
(𝑡 − 𝑡6 )
𝑛2 𝐿𝑘1

(9-7)

(a)

(b)

(c)

(d)

(e)

(f)

(g)
(h)
Figure 9.4: Operation modes in one switching period. (a) Mode 1 [t0 ~ t1]. (b) Mode 2
[t1 ~ t2]. (c) Mode 3 [t2 ~ t3]. (d) Mode 4 [t3 ~ t4]. (e) Mode 5 [t4 ~ t5]. (f) Mode 6 [t5 ~
t6]. (g) Mode 7 [t6 ~ t7]. (h) Mode 8 [t7 ~ t8].
Mode 8 [t7 ~ t8]: At the beginning of this mode, the turn-on pulse of switch S1 is applied
while its antiparallel diode is conducting; therefore, the switch S1 turns ON with ZVS
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operation. Moreover, the magnetizing and leakage inductors, Lm1 and Lk1, are being
charged by input source. Other components operate in the similar way as in mode 7. At the
end of this mode, the diodes Do1 and Dr2 are cut off.
As shown in Figure 9.3, in the remaining operation modes, the circuit performance is
similar due to the symmetry of the converter. Indeed, in the CABIIS circuit, the operating
principle of switches S2 and Sc2 are similar to those of switches S1 and Sc1, and identical
commutation process happens between the switches S2 and SC2. In the VMS, the diodes
Do2 and Dr1 conduct the current.
9.3 Steady-State Performance of the Proposed Converter
9.3.1

General Assumptions

In order to simplify the steady-state analysis, the parameters of coupled inductors and
switches are considered identical, i.e., Lk1 = Lk2 = Lk, Lm1 = Lm2 = Lm, and CS1 = CS2 = CS.
Also, the VMS capacitors as well as the output capacitors are assumed to be identical due
to the symmetry of converter, i.e., Cm1 = Cm2 = Cm and Co1 = Co2 = Co. Furthermore, it is
estimated that the voltage of all the capacitors except the parasitic capacitance of switches
is constant during one switching period since their capacitance is relatively high.
9.3.2

Voltage Gain

Similar to the conventional boost converter, the voltage of clamp capacitor can be obtained
by applying the volt-second balance to the magnetizing inductors as follows:
𝑉𝐶𝑐 =

𝑉𝑖𝑛
1−𝐷

(9-8)

In (8), D denotes the duty-cycle of the main switches S1 and S2. From (4), the raising rate
of the output diode current is defined by
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𝑘𝑟𝑖𝑠𝑒 =

𝑑𝑖𝐷𝑜1 𝑉𝑜1 − 𝑉𝐶𝑚1 − (𝑛 + 1)𝑉𝐶𝑐
=
𝑑𝑡
4𝑛2 𝐿𝑘

(9-9)

From (7), the falling rate of the output diode current iDo1 can be determined by
𝑘𝑓𝑎𝑙𝑙 =

𝑑𝑖𝐷𝑜1 −𝑉𝑜1 + 𝑉𝐶𝑚1
=
𝑑𝑡
4𝑛2 𝐿𝑘

(9-10)

From (4) and (10), the peak current and the fall time of the output diode current iDo1 can be
calculated as follows:
𝐼𝐷𝑜1,𝑃𝑒𝑎𝑘 =

𝑡𝑓𝑎𝑙𝑙 =

𝑉𝐶𝑚1 + (𝑛 + 1)𝑉𝐶𝑐 − 𝑉𝑜1
(1 − 𝐷)𝑇𝑠
4𝑛2 𝐿𝑘

𝐼𝐷𝑜1,𝑃𝑒𝑎𝑘 𝑉𝐶𝑚1 + (𝑛 + 1)𝑉𝐶𝑐 − 𝑉𝑜1
=
(1 − 𝐷)𝑇𝑠
−𝑘𝑓𝑎𝑙𝑙
𝑉𝑜1 − 𝑉𝐶𝑚1

(9-11)

(9-12)

Where Ts denotes the switching period. By applying Kirchhoff’s Voltage Law (KVL) to
the converter when switches S1 and Sc2 are ON and the diodes Do2 and Dr1 are conducting
the current (Mode 13), the voltage of multiplier capacitor Cm1 can be written as
𝑉𝐶𝑚1 = (𝑛 + 1)𝑉𝐶𝑐

(9-13)

In steady state, the average current of a capacitor is zero; so, the average current of output
diode Do1 is equal to the average output current, which can be written as
𝐼𝑜𝑢𝑡 = 𝐼𝐷𝑜1,𝑎𝑣𝑔 =

𝑉𝑜𝑢𝑡
1
=
𝐼
[(1 − 𝐷)𝑇𝑠 + 𝑡𝑓𝑎𝑙𝑙 ]
𝑅𝑜𝑢𝑡 2𝑇𝑠 𝐷𝑜1,𝑃𝑒𝑎𝑘

(9-14)

Considering (8)-(14), the voltage gain of the proposed converter can be determined by
𝑀=

𝑉𝑜𝑢𝑡
4(2𝑛 + 1)
=
𝑉𝑖𝑛
(1 − 𝐷) + √(1 − 𝐷)2 + 6𝑘

Where k = 8 n2 (2n+1) Lk / (n+1) Ts Rout. Figure 9.5 demonstrates the relationship between
the voltage gain and the duty-cycle for different values of leakage inductance Lk, which
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(9-15)

obviously indicates that a high voltage gain is achieved even with small duty cycle.
Moreover, the voltage gain reduces as the leakage inductance increases.

Figure 9.5: Voltage gain of the proposed converter as a function of duty cycle, turnsratio, and leakage inductance.
9.3.3

Automatic Input Current Sharing

In this section, the effects of mismatches in the individual circuit parameters, including the
magnetizing inductance and duty cycle, on the automatic current sharing capability of the
converter is investigated. These mismatches happen in the practical situation. It is
noteworthy to mention that the two coupled inductors are decoupled magnetically due to
the short magnetic reluctance of the center leg without air gap. So, only mismatch between
N1a/N2a and N1b/N2b are considered. The average magnetizing current can be written as
𝐼𝐿𝑚𝑖,𝑎𝑣𝑔 =

𝐼𝑖𝑛
2𝑛𝑖 + 1
= 𝐼𝑜𝑢𝑡
2
(1 − 𝐷𝑖 )

(9-16)

For the sake of simplicity, the parameter is defined as Lm,avg  in= (ILm1,avg - ILm2,avg) /
ILm2,avg + ILm1,avg). From (4), the ratio of average magnetizing current ILm1,pk and ILm2,pk can
be defined by
𝐼𝐿𝑚2,𝑎𝑣𝑔 (1 − 𝐷1 )(2𝑛2 + 1)
=
𝐼𝐿𝑚2,𝑎𝑣𝑔 (1 − 𝐷2 )(2𝑛1 + 1)
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(9-17)

Assuming the parameters of first branch are constant, defined as D2=D and Lm1=Lm, and
there are variations in the parameters of first branch; defining D1=D + D and Lm1 = Lm+
Lm. Then, to simplify the analysis a function is defined as follows:
𝑓(𝐷, 𝐿) =

(2𝑛 + 1)
(1 − 𝐷)

(9-18)

By applying the first order approximation, we have
𝑓(𝐷 + 𝛥𝐷, 𝐿𝑚 + 𝛥𝐿𝑚 ) ≈ 𝑓(𝐷, 𝐿𝑚 ) +

𝜕𝑓
𝜕𝑓
𝛥𝐷 +
𝛥𝐿
𝜕𝐷
𝜕𝐿 𝑚

(9-19)

Combining (18) and (19) and substituting into (17), the parameter Lm,pk  in can be
expressed as
𝛥𝐼𝐿𝑚,𝑎𝑣𝑔
𝛥𝐷
𝑛 𝛥𝐿𝑚
= 0.5
+
𝐼𝑖𝑛
1 − 𝐷 2𝑛 + 1 𝐿𝑚

(9-20)

The similar analysis can be applied to the maximum magnetizing current, which is defined
by
2𝑛 + 1
𝑇𝑠 𝐷𝑖 (1 − 𝐷𝑖 )
+
]
𝑅𝑜𝑢𝑡 (1 − 𝐷𝑖 ) 4𝐿𝑚𝑖 (2𝑛 + 1)

𝐼𝐿𝑚𝑖,𝑝𝑘 = 𝑉𝑜𝑢𝑡 [

(9-21)

To simplify analysis, the parameter is defined as Lm,pk  in= (ILm1,pk - ILm2,pk) / ILm2,pk +
ILm1,pk). From (4), the maximum magnetizing current ILm1,pk and ILm2,pk can be defined by
(22). Then, combining (21) and (22) and substituting into (20), the parameter Lm,pk  in
can be expressed as (23).
From (17), it is obvious that the magnetizing currents of two branches are equal (Lm,pk =
0) if the parameters of two branches are identical, i.e., D = Lm = 0. Figure 9.6 (a) and
(b) show the effect of the mismatches in the parameters of coupled inductors on the current
sharing characteristics, in which  = D / (1-D), = L  L, n= 1.5, D = 0.65, Ro = 160, Ts
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= 10 s, and L = 50  It can be seen that the mismatches in the duty cycle values as well
as the parameters of coupled inductors has a negligible impact on the sharing the input
current between two phases.
𝐼𝐿𝑚2,𝑝𝑘 𝐿𝑚2 (1 − 𝐷2 ) 4𝐿𝑚1 (2𝑛 + 1)2 + 𝑅𝑜𝑢𝑡 𝑇𝑠 𝐷1 (1 − 𝐷1 )2
=
𝐼𝐿𝑚2,𝑝𝑘 𝐿𝑚1 (1 − 𝐷1 ) 4𝐿𝑚2 (2𝑛 + 1)2 + 𝑅𝑜𝑢𝑡 𝑇𝑠 𝐷2 (1 − 𝐷2 )2

(9-22)

𝛥𝐼𝐿𝑚,𝑝𝑘 4𝐿𝑚 (2𝑛 + 1)2 + 𝑅𝑜 𝑇𝑠 (1 − 2𝐷)(1 − 𝐷)2 𝛥𝐷
=
𝐼𝑖𝑛
8𝐿𝑚 (2𝑛 + 1)2 + 2𝑅𝑜 𝑇𝑠 𝐷(1 − 𝐷)2 1 − 𝐷

(9-23)
𝑅𝑜 𝑇𝑠 𝐷(1 − 𝐷)2
𝛥𝐿
+
8𝐿𝑚 (2𝑛 + 1)2 + 2𝑅𝑜 𝑇𝑠 𝐷(1 − 𝐷)2 𝐿

In Figure 9.6(a), the difference between the average of magnetizing currents is depicted,
which clearly indicates that the current can be equally divided even with some variations
in the circuit parameters. Also, the maximum magnetizing currents can be approximately
equal even with presence of mismatch in the circuit parameters, as illustrated in Figure
9.6(b). From the aforementioned analysis, the current sharing characteristics of the
converter is realized even with the presence of the mismatches in the different parameters
of circuit resulting from the driver cell as well as fabrication of coupled inductors.

(b)
(b)
Figure 9.6: Automatic current sharing performance. (a) Effect of mismatches in the
parameters on the average current of magnetizing inductors. (b) Effect of mismatches
in the parameters on the maximum current of magnetizing inductors.
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9.3.4

Magnetic Integration

In this section, implementing the advanced magnetic integration technology as a means to
improve the power density of the proposed converter is discussed. The coupled inductors
are wound around outer legs, which provides the condition to decouple them magnetically
as the center leg enables a low permeable magnetic path. The magnetic and electrical
equivalent circuit of the coupled inductors can be established according to Figure 9. 7 (a)
and (b), respectively. To simplify the analysis, it is assumed that the reluctance values of
the outer legs are equal. The maximum value of the flux density can be calculated according
to (24).
𝜙𝑎𝑐
𝜙𝑀𝑎𝑥 = 𝜙𝑑𝑐 + |
|
2

(9-24)

The flux values flowing through outer and center legs can be expressed as
𝜙1 =

(𝑁𝑃 𝐼𝑃1 + 𝑁𝑆 𝐼𝑆1 + 𝛼(𝑁𝑃 𝐼𝑃2 + 𝑁𝑆 𝐼𝑆2 ))
(1 + 𝛼)𝑅𝑜

(9-25)

𝜙2 =

(𝑁𝑃 𝐼𝑃2 + 𝑁𝑆 𝐼𝑆2 + 𝛼(𝑁𝑃 𝐼𝑃1 + 𝑁𝑆 𝐼𝑆1 ))
(1 + 𝛼)𝑅𝑜

(9-26)

(1 − 𝛼)(𝑁𝑃 𝐼𝑃1 + 𝑁𝑆 𝐼𝑆1 − (𝑁𝑃 𝐼𝑃2 + 𝑁𝑆 𝐼𝑆2 ))
(1 + 𝛼)𝑅𝑜

(9-27)

𝜙𝐶 =

Where  = RC / (RC + RO), and IP1 and IS1 represent the current flowing through the primary
and secondary windings of the inductor L1a and L2a, respectively. Also, IP2 and IS2 represent
the current flowing through the primary and secondary windings of the inductor L1b and
L2b, respectively. According to the analysis given in the previous sections, the average
value of the current flowing through different legs can be determined by
𝐼𝑃1,𝑎𝑣𝑔 = 𝐼𝑃2,𝑎𝑣𝑔 = 0.5𝐼𝑖𝑛
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(9-28)

𝐼𝑆1,𝑎𝑣𝑔 = 𝐼𝑆2,𝑎𝑣𝑔 = 0

(9-29)

From Figure 9.7 (b), the dc analysis of the fluxes in the outer and center legs can be
calculated by
𝜙1,𝑑𝑐 =

𝑁𝑃 𝐼𝑖𝑛 (1 + 𝛼)𝐿𝑃 𝐼𝑖𝑛
=
2𝑅𝑜
2𝑁𝑃

(9-30)

𝜙2,𝑑𝑐 =

𝑁𝑃 𝐼𝑖𝑛 (1 + 𝛼)𝐿𝑃 𝐼𝑖𝑛
=
2𝑅𝑜
2𝑁𝑃

(9-31)

𝜙𝐶,𝑑𝑐 = 𝜙1,𝑑𝑐 − 𝜙2,𝑑𝑐 = 0

(9-32)

Where LP1 = LP2 = LP = NP2 / ((1+) RO).
The ac-component of the flux in different mode can be obtained from Figure 9.7(c). In
mode 1, the following equations can be written as follows:
𝛥𝜙1,𝑎𝑐 = 𝛥𝜙2,𝑎𝑐 =

𝐷𝑇𝑆 𝑉𝑖𝑛 (1 + 𝛼)𝐿𝑚 𝐼𝑖𝑛
=
𝑁𝑃
2

𝛥𝜙𝐶,𝑎𝑐 = 𝛥𝜙1,𝑎𝑐 − 𝛥𝜙2,𝑎𝑐 = 0

(9-33)
(9-34)

Similarly, the ac-component of the flux in mode 2 can be expressed by
𝛥𝜙1,𝑎𝑐 =

(1 − 𝐷)𝑇𝑆 (𝑉𝑖𝑛 − 𝑉𝐶𝑐 ) −𝐷𝑇𝑆 𝑉𝑖𝑛
=
𝑁𝑃
𝑁𝑃

(9-35)

(1 − 𝐷)𝑇𝑆 𝑉𝑖𝑛
𝑁𝑃

(9-36)

𝛥𝜙2,𝑎𝑐 =

𝛥𝜙𝐶,𝑎𝑐 = 𝛥𝜙1,𝑎𝑐 − 𝛥𝜙2,𝑎𝑐 =

−𝑇𝑆 𝑉𝑖𝑛
𝑁𝑃

(9-37)

Due to the symmetry of the circuit, the flux variation in other operation modes can be
calculated similarly. Similar to Mode 2, the ac-component of the flux in the center leg is
zero in mode 3.
From (24)-(37), the maximum value of the flux in different legs can be determined by
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𝜙1,𝑀𝑎𝑥 =

(1 + 𝛼)𝐿𝑚 𝐼𝑖𝑛 𝐷𝑇𝑆 𝑉𝑖𝑛
+
2𝑁𝑃
2𝑁𝑃

(9-38)

𝜙2,𝑀𝑎𝑥 =

(1 + 𝛼)𝐿𝑚 𝐼𝑖𝑛 𝐷𝑇𝑆 𝑉𝑖𝑛
+
2𝑁𝑃
2𝑁𝑃

(9-39)

𝑇𝑆 𝑉𝑖𝑛
2𝑁𝑃

(9-40)

𝜙𝐶,𝑀𝑎𝑥 =

The cross-section area of the core is essentially defined by the maximum the flux density
so that there is no core saturation occurs when flux density reaches its peak value.
According to (24) and (32), it can be concluded that there is no need to adopt an air gap in
the center leg as the dc-component of the excited flux will cancel in the center leg, leading
to less maximum the flux density; and consequently, lower core loss. From (34), with
reduction of AC flux in the center leg, the proposed integrated coupled inductors have a
lower core loss in the center leg than do conventional magnetic.
9.3.5

Soft-Switching Characteristics

As described in the section B, the ZVS performance at turn-on and turn-off is an inherent
merit of the proposed converter which is enable by the energy stored in the magnetizing
inductance. Regarding ZVS performance of the main switches at turn-on, as depicted in

(a)
(b)
(c)
Figure 9.7: The flux flow path, the electrical equivalent circuit, and flux and current
waveforms during different operation modes. (a) The flux flow path. (b) the electrical
equivalent circuit of the coupled-inductors. (c) flux and current waveforms during
different operation modes.
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Figure 9.4(c) and (g), the parasitic capacitance of the switch must be completely discharged
before applying the gate pulse to the switch. In other words, the following condition should
be met:
1
1
2
𝐿𝑘𝑖 𝐼𝑖𝑛
≥ 𝐶𝑆𝑖 𝑉𝑆𝑖2 for i=1,2
2
2

(9-41)

It is assumed the converter works in ideal lossless condition for simplification purposes.
Now, from (16), the ZVS condition can be determined by
𝐿𝑘𝑖 ≥

2
𝐶𝑆𝑖 𝑉𝑜𝑢𝑡
2 𝑓𝑜𝑟 𝑖 = 1,2
(4𝑛 + 2) 𝐼𝑖𝑛

(9-42)

Figure 9. 8 shows the leakage inductance Lk versus input current Iin and the parasitic
capacitance of switch Cs. It can be seen that if the parasitic capacitance of switch decreases,
lower leakage inductance is required to realize the soft-switching performance in light load.
Because of low parasitic capacitance, (42) implies that the GaN switches can offer softswitching performance with smaller leakage inductance, leading to higher efficiency. From
Figure 9.8, it can be concluded that to extend the soft-switching region, higher leakage
inductance should be used. Nevertheless, it has to be taken into account, that increasing the
leakage inductance will decrease the voltage gain, as shown in Figure 9.5.
9.3.6

Voltage and Current Stress of Semiconductors

Due to the active clamp circuit, the voltage stress of switches is confined to the clamp
capacitor voltage.
𝑉𝑠1,𝑚𝑎𝑥 = 𝑉𝑠𝑐1,𝑚𝑎𝑥 = 𝑉𝑠2,𝑚𝑎𝑥 = 𝑉𝑠2𝑐,𝑚𝑎𝑥 =

𝑉𝑜𝑢𝑡
4𝑛 + 2

(9-43)

Equation (16) reveals that the voltage stress of switches is much lower than the output
voltage, decreasing with increase in turns ratio. Thus, to limit the voltage stress of switches,
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a proper n can be selected. As a result, a switch with small rated voltage as well as small
on-resistance can be employed. The voltage stress of diodes can be achieved from (9-44).
𝑉𝐷𝑜1 = 𝑉𝐷𝑜2 = 𝑉𝐷𝑟1 = 𝑉𝐷𝑟2 =

𝑉𝑜𝑢𝑡
2

(9-44)

The peak current of main switches can be obtained as follows:
𝐼𝑆1,𝑝𝑒𝑎𝑘 = 0.5𝐼𝑖𝑛,𝑎𝑣𝑔 + 2𝑛𝐼𝐷𝑟1,𝑝𝑒𝑎𝑘 + 𝐼𝐷𝑟1,𝑝𝑒𝑎𝑘

(9-45)

𝐼𝑆2,𝑝𝑒𝑎𝑘 = 0.5𝐼𝑖𝑛,𝑎𝑣𝑔 + 2𝑛𝐼𝐷𝑜1,𝑝𝑒𝑎𝑘 + 𝐼𝐷𝑜1,𝑝𝑒𝑎𝑘

(9-46)

Under the steady-state condition, the average current of diodes equals to the output
current due to the capacitor current-second balance.
𝐼𝐷𝑟1,𝑝𝑒𝑎𝑘 = 𝐼𝐷𝑟2,𝑝𝑒𝑎𝑘 = 𝐼𝐷𝑜1,𝑝𝑒𝑎𝑘 = 𝐼𝐷𝑜2,𝑝𝑒𝑎𝑘 =

2𝐼𝑜𝑢𝑡
1−𝐷

(9-47)

By substituting (47) into (45) and (46), the peak current of main switches can be
expressed as
𝐼𝑆1,𝑝𝑒𝑎𝑘 = 𝐼𝑆2,𝑝𝑒𝑎𝑘 = 3(2𝑛 + 1)𝐼𝑜𝑢𝑡 /(1 − 𝐷)

(9-48)

The peak current of clamp switches can be derived from
𝐼𝑆𝑐1,𝑝𝑒𝑎𝑘 = 𝐼𝑆𝑐2,𝑝𝑒𝑎𝑘 = 0.5𝐼𝑖𝑛 = (2𝑛 + 1)𝐼𝑜𝑢𝑡 /(1 − 𝐷)

Figure 9.8: ZVS condition for the proposed converter as a function of input
current (Iin) and parasitic capacitance (Cs) when n=1.5 and Vout=600 V.
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(9-49)

9.4 Comparison of The Proposed Converter and Other HSUCs
In order to investigate the features of the proposed converter in comparison with some
of the well-known nonisolated interleaved high step-up converters, the key characteristics
of converters, including voltage gain, voltage stress of semiconductors, and number of
passive and active components, are summarized in Table 9.1.
A comparison of the voltage gain of the proposed converter with other HSUCs for
different values of the duty-cycle are given in Figure 9.9 (a)-(c). It can be seen that the
proposed converter offers the desired voltage gain without working under extreme dutycycle values. Besides, as depicted in Figure 9.9 (d), the proposed converter offers lowest
voltage stress across the semiconductors, therefore, switches with lower rated-voltage and
smaller on-resistance can be adopted, resulting in improved efficiency and cost.
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Also, as indicated in Table 9.1, the voltage stress of diodes for the proposed topology is
half of the output voltage, implying that the diodes with smaller voltage drop can be used
bringing about lower conduction loss. Due to use of active-clamp circuit, the number of
power switches is the same in the proposed converter, converter [21], and converter [29],
and CIBC. Even though the converter [24] has the least number of active switches, it suffers
from the hard-switching performance that deteriorates the efficiency. Moreover, the total
number of semiconductors for the proposed converter is the same as the converter
introduced in [24]. It should be noted that the higher number of active switches does not
increase the complexity of the control circuit because the similar asymmetrical PWM is
used in the proposed converter. Due to using three-level structure in the output stage, the

TABLE 9.1: PERFORMANCE COMPARISON OF THE PROPOSED CONVERTER AND THE
CONVERTER CITED IN [21], [24], [28], AND [29].
Item

CIBC Ref. [21]

2(n + 1)
1− D

2(2n + 1)
1− D

Vout
n

Vout
2(n + 1)

Vout
2(n + 1)

(1 + Dn)Vout
2(n + 1)

Vout
2(n + 1)

Vout
2(2n + 1)

Vout

2n + 1
Vout
2( n + 1)

2n + 1
Vout
2( n + 1)

(n + 1)Vout
n+2

2n + 1
Vout
2( n + 1)

Switch

4

4

2

3

4

4

Diode

4

2

6

6

6

4

Cap.

2

3

5

4

9

5

Cores

3

2

3

3

2

1

Yes

Yes

No

Yes

Yes

Yes

No

No

No

No

Yes

Yes

Large

Large

Large

Large

Large

Small

of

stress

of

Components

Soft switching
Automatic

converter

2(n + 2)
1− D

stress

of

Proposed

2(n + 1)
1− D

diodes

No.

Ref. [29]

2(n + 1)
1− D

switches
Voltage

Ref. [28]

n
1− D

Voltage gain
Voltage

Ref. [24]

current

sharing
Output voltage ripple
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Vout
2

voltage ripple of the output capacitors in the proposed converter is lower than that of other
converters.
As the magnetic cores occupy most volume of the converter, reducing the number of cores
remarkably shrinks the size of the converter. According to [30], the stored energy and total
apparent power gives a rough estimate for the size of the inductor and transformer,
respectively. A comparison of size of the magnetic components is carried out, which
evaluates the converters by comparing the total apparent power of coupled inductors. The
converters have been designed and simulated under same specifications, as follows:
Pout=1000 W, Vin= 30 V, Vout= 600 V, fs = 100 kHz, and Iin= 10 %. Table 9.2 presents the
stored energy and total apparent power for most recent high step-up converters. The total
apparent power of coupled inductors is ample support for this claim that the magnetic
volume of proposed converter is less than that of the converter introduced in [21], [24],
[28], and [29].

(a)

(b)

243

(c)
(d)
Figure 9.9: Comparison of the voltage gain and voltage stress of active switches. (a)
proposed converter versus CIBC. (b) proposed converter versus converter in [21], [24], and
[29]. (c) proposed converter versus converter in [28]. (d) voltage stress of active switches.
TABLE 9.2: COMPARISON OF MAGNETIC COMPONENTS SIZE BETWEEN THE PROPOSED
CONVERTER AND OTHER CONVERTERS. (POUT=1000 W, VIN= 30 V, VOUT= 600 V, FS = 100
KHZ, AND IIN= 10 %)).
Magnetic Item
Inductance L
Input Filter
inductors

Transformer

CIBC

Max. current Imax

2×100
μH
17.7 A

∑ 𝐿𝐼2 (pu)
Turn-ratio n
Vrms
Primary
Irms
Vrms
Secondary
Irms
Vrms
Tertiary
Irms
∑ 𝑉𝐴(pu)

Converter
[21]
-

Topology
Converter Converter
[24]
[28]
2×100 μH
-

Converter
[29]
-

Proposed
Converter
-

-

17.7 A

-

-

-

1

-

1

-

-

-

6.6
48
23.8
440
2.7
2330.4
(1 pu)

2.3
2× 34
2× 30.2
2× 120
2× 4.5
3133.6
(1.34 pu)

2.3
40
29.2
170
4.1
170
4.1
2562
(1.10 pu)

1.3
2× 32
2× 29.2
2× 110
2× 4.1
2× 40
2× 2.6
2978.8
(1.28 pu)

2.3
2× 35
2× 29.3
2× 142
2× 2.7
2× 142
2×2.7
3584.6
(1.54 pu)

1.2
2× 35
2× 24.9
2× 57
2× 7.6
2609.4
(1.11 pu)

TABLE 9.3: COMPARISON OF SIZE OF CAPACITORS BETWEEN THE PROPOSED CONVERTER
AND OTHER CONVERTERS. (POUT=1000 W, VIN= 30 V, VOUT= 600 V, FS = 100 KHZ, AND
V= 10 %)).
Item

Output
Capacitors
Clamp
Capacitors

Switched
Capacitors

Resonant
Capacitors

Topology
Converter Converter
[24]
[28]
22 μF
2 × 10 μF

Capacitance

22 μF

Converter
[21]
22 μF

Max. voltage
Vmax
∑ 𝐶𝑉 2 (J)

600 V

600 V

600 V

300 V

600 V

300 V

7.9

7.9

7.9

1.8

7.9

1.8

Capacitance
Max. voltage
Vmax
∑ 𝐶𝑉 2 (J)
Capacitance
Max. voltage
Vmax
∑ 𝐶𝑉 2 (pu)
Capacitance

10 μF
100 V

10 μF
100 V

2 × 10 μF
100 V

2 × 10 μF
100 V

10 μF
100 V

0.1
-

0.1
10 μF
300 V

0.2
2 × 10 μF
300 V

2 × 10 μF
100 - 200
V
0.5
-

0.1
2 × 10 μF
300 V

0.1
10 μF
220 V

-

0.9
-

1.8
-

-

1.8
2 × 0.1 μF

0.484
-

-

-

-

-

100 V

-

-

-

-

-

0.002

-

0.81

0.9

1

0.23

0.9

0.24

Max. voltage
Vmax
∑ 𝐶𝑉 2 (pu)
Total energy volume of
capacitors (p.u.)

CIBC
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Converter
[29]
22 μF

Proposed
Converter
2 × 10 μF

Compared to the converter introduced in [24], [28], and [29], less magnetic cores are
utilized in the proposed converter due to applying the integrated magnetic technology,
which advances the power density.
Now, a comparison of the size of capacitors is performed between the proposed converter
and other recent high step-up converters. The energy volume of capacitors can give an
insight into the size of capacitors [30]. So, the energy volume of capacitors for different
converters are calculated and presented in Table 9.3.
9.5 Design Considerations
9.5.1

Coupled Inductors Design

1) Turns-Ratio
As mentioned before, the converter is working in CCM and the duty cycle of main
switches should be higher than 0.5. From (15), along with ignoring the leakage inductance,
the turns-ratio can be calculated from
𝑛<

1 𝑉𝑜𝑢𝑡
− 0.5
8 𝑉𝑖𝑛

(9-50)

2) Magnetizing Inductance
Limiting the input current ripple, the magnetizing inductors operate similar to boost
inductor in the conventional boost converter. So, the value of the magnetizing inductors
can be determined by
𝐿𝑚1 = 𝐿𝑚2 =

2𝑉𝑖𝑛 𝐷𝑇𝑠 𝐷(1 − 𝐷)𝑉𝑖𝑛 𝑇𝑠
=
𝑘𝐼𝑖𝑛
𝑘(2𝑛 + 1)𝐼𝑜𝑢𝑡

(9-51)

Where k is the current ripple on magnetizing inductor. To ensure that the input current
ripple is 15%, the minimum magnetizing inductance can be calculated by
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𝐿𝑚1 = 𝐿𝑚2 >

5𝐷(1 − 𝐷)𝑉𝑖𝑛 𝑇𝑠
3(2𝑛 + 1)𝐼𝑜𝑢𝑡

(9-52)

3) Leakage Inductance
According (10), the leakage inductance plays an important role in soft switching
performance of semiconductors as well as the voltage gain and the falling rate of the output
diodes current. To extend the ZVS range of switches and restrain the slope of diodes current
in the proposed converter, higher leakage inductance is required, whereas, the voltage gain
decreases. Although increasing the leakage inductance widens the ZVS region and restrains
the slope of diodes current, the voltage gain decreases.
9.5.2

Capacitors Design

Based on the assumption made in the previous subsection, the capacitors should be
designed so large that they operate like a voltage source during one switching period. So,
the capacitors can be chosen as
𝐼𝑜𝑢𝑡 𝑇𝑠
𝛥𝑉𝑚

(9-53)

(1 − 𝐷)𝑉𝑜𝑢𝑡 𝑇𝑠
𝑅𝑜𝑢𝑡 𝛥𝑉𝑜𝑢𝑡

(9-54)

𝐷𝑉𝑜𝑢𝑡 𝑇𝑠
𝑅𝑜𝑢𝑡 𝛥𝑉𝑜𝑢𝑡

(9-55)

(2𝑛 + 1)𝐼𝑜𝑢𝑡 𝑇𝑠
4𝛥𝑉𝑜𝑢𝑡

(9-56)

𝐶𝑚1 = 𝐶𝑚2 >

𝐶𝑜1 >

𝐶𝑜2 >

𝐶𝐶 >
9.6 Efficiency Analysis

There are totally five major losses in the dc-dc converter: switching loss, switches
conduction loss, diodes conduction loss, capacitors conduction loss, and inductor
conduction loss. The switching loss can be ignored in the proposed converter due to the
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ZVS performance of switches and ZCS operation of diodes. The switches conduction loss
can be calculated by
2
𝑃𝑆 = 𝑅𝐷𝑆(𝑜𝑛) 𝐼𝑅𝑀𝑆,𝑆

(9-57)

Where RDS(on) is the on-resistance of switch. To simplify the current analysis, the leakage
inductance is assumed to be zero. The RMS current of switches, IRMS,S, can be obtained
from

𝐼𝑅𝑀𝑆,𝑆1 = 𝐼𝑅𝑀𝑆,𝑆2 =

(2𝑛 + 1)𝐼𝑜𝑢𝑡 10 − 7𝐷
√
(1 − 𝐷)
3

(9-58)

(2𝑛 + 1)𝐼𝑜𝑢𝑡 (1 − 𝐷)
√
(1 − 𝐷)
3

(9-59)

𝐼𝑅𝑀𝑆,𝑆𝑐1 = 𝐼𝑅𝑀𝑆,𝑆𝑐2 =

The diode conduction loss can be determined by using the diode equivalent model of the
forward voltage drop VF in series with resistance RD, which can be calculated from
2
𝑃𝐷 = 𝑅𝐷 𝐼𝑅𝑀𝑆,𝐷
+ 𝑉𝐹 𝐼𝐷,𝑎𝑣𝑔

(9-60)

Where IRMS,D and ID,avg are the RMS and average current of diodes, which can be derived
from
𝐼𝑅𝑀𝑆,𝐷 =

2𝐼𝑜𝑢𝑡

(9-61)

√3(1 − 𝐷)

𝐼𝐷,𝑎𝑣𝑔 = 𝐼𝑜𝑢𝑡

(9-62)

The conduction loss due to equivalent series resistance (ESR) of capacitors can be
derived by
2
𝑃𝐶 = 𝑅𝐸𝑆𝑅,𝐶 𝐼𝑅𝑀𝑆,𝐶

Where IRMS,C is the RMS current of capacitors and can be derived by
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(9-63)

𝐼𝑅𝑀𝑆,𝐶𝑜1 = 𝐼𝑅𝑀𝑆,𝐶𝑜2 = 𝐼𝑜𝑢𝑡 √

4 + 3𝐷(1 − 𝐷)
3(1 − 𝐷)

(9-64)

8
3(1 − 𝐷)

(9-65)

𝐼𝑅𝑀𝑆,𝐶𝑚1 = 𝐼𝑅𝑀𝑆,𝐶𝑚2 = 𝐼𝑜𝑢𝑡 √

𝐼𝑅𝑀𝑆,𝐶𝑐 =

(2𝑛 + 1)𝐼𝑜𝑢𝑡 2(1 − 𝐷)
√
(1 − 𝐷)
3

(9-66)

The conduction loss due to ESR of inductors can be derived by
2
2
𝑃𝐿 = (𝑅𝐸𝑆𝑅,𝑝 )𝐼𝑅𝑀𝑆,𝐿𝑘
+ 2𝑛(𝑅𝐸𝑆𝑅,𝑠 )𝐼𝑅𝑀𝑆,𝐷

(9-67)

Where RESR,p and RESR,s are the total ESR of primary and secondary windings,
respectively. RMS current of leakage inductance can be calculated by

𝐼𝑅𝑀𝑆,𝐿𝑘 =

(2𝑛 + 1)𝐼𝑜𝑢𝑡
8𝑛𝐷
16𝑛2 (1 − 𝐷3 + (1 − 𝐷)3 )
√1 +
+
1−𝐷
2𝑛 + 1
3(2𝑛 + 1)2 (1 − 𝐷)

(9-68)

The total loss in the coupled inductors can be calculated by
𝑃𝐿,𝑡𝑜𝑡 = 𝑃𝐿 + 𝑃𝐶𝑜𝑟𝑒

(9-69)

Where PCore can be obtained from the datasheet given by the manufacturer. The
efficiency of the proposed converter can be obtained from
𝜂=

𝑃𝑜𝑢𝑡
𝑃𝑜𝑢𝑡 + 𝑃𝑆 + 𝑃𝐷 + 𝑃𝐶 + 𝑃𝐿,𝑡𝑜𝑡

(9-70)

Figure 9.10 shows the efficiency of the proposed converter versus duty cycle at different
values of output power, where RESR,P and RESR,S represent the parasitic resistance of primary
and secondary winding the coupled-inductors, respectively, RDS(on) represents the onresistance of the switches, RD represent the parasitic resistance of the diodes, RESR,C
represent the parasitic resistance of the capacitors, and VF is the forward voltage drop of
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the diodes.

Figure 9.10: Theoretical efficiency versus duty-cycle for different values of output
power. (RESR,P = RESR,S = 15 mΩ, RESR,C = 22 mΩ, RDS(on)= 5 mΩ, RD = 7 mΩ, n =
1.2, VF = 1.25, and Vout = 600 )

9.7 Experimental Results
To validate the theoretical analysis, a 1kW prototype of the proposed topology operating
at 100 kHz is implemented, shown in Figure 9.11. The parameters and components used in
the prototype are listed in Table 9.4. To implement the desired coupled inductors, an EE55
ferrite core is used. A TMS320F28337S is employed to generate the signal pulses for the
control scheme. To handle high current as well as reduce the conduction losses, two
switches EPC2034 are connected in parallel.
The experimental results at the full-load condition for two different values of input voltage
30 V and 40 V are presented in Figure 9.12 and Figure 9.13, respectively. The gate-source
pulses of all switches are shown in Figure 9.12 (a). According to (15), to achieve a voltage
gain around 20, the control circuit should generate pulses with a duty cycle of 0.66. As can
be seen from Figure 9.12 (a), the experimental results match the theoretical analysis
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reasonably. Thereby, the operation with extreme values of duty-cycle to obtain a high
voltage gain is avoided in the proposed topology.
TABLE 9.4: PARAMETERS AND COMPONENTS OF THE PROTOTYPE
Item

SPECIFICATION

Input voltage Vin

30-40 V

Output voltage Vout

600 V

Output power Pout

1 kW

Switching frequency fs

100 kHz

Switches

Two EPC2034 in parallel
(VDS = 200 V, IDS = 48 A, RDS(ON) =10 mΩ)

Diodes

RFN20NS6SFHTL (Vrrm = 600 V, IF = 20 A, VF = 1.25 V)

Clamp Capacitor CC

220 F (Electrolytic capacitor)

Output capacitors Co1 and Co2

220 F (Electrolytic capacitors)

Switched capacitors Cm1 and

10 F (Film capacitors)

Cm2
Magnetizing inductance Lm

40 H

Leakage inductance Lk

0.8 H

Turns ratio N2:N1

12:10- EE55 ferrite core, N97 material

Figure 9.11: Photograph of the laboratory prototype with microcontroller.
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The voltage of output capacitors Co1 and Co2, the voltage across the clamp capacitor CC,
and the input voltage are displayed in Figure 9.12(b). It can be seen that the voltage ripple
is so small, which confirms the correctness of the design of capacitors. The automatic
current sharing performance is explained in Figure 9.12(c), in which the current of leakage
inductors and input current are demonstrated. As can be seen, the automatic equal current
sharing can be obtained without adopting any special control scheme. Also, it is clear that
the magnetizing inductance of the coupled inductors acts like the input filter so as to reduce
the input current ripple. The voltage stress across switches S1 and SC1 are demonstrated in
Figure 9.12 (d). Due to use of active-clamp technology, the voltage stress of switches is
limited to the voltage of capacitor CC, which is about 70 V. It can be concluded that the
voltage stress of switches are much less than the output voltage (600 V); therefore, switches
with smaller on-resistance RDS(on) can be adopted that leads to higher efficiency. As
discussed in the previous section, the soft-switching performance of main switches S1 and
S2 is more challenging than that of the clamp switches. So, the soft-switching operation of
the main switch S1 is considered in this section. To investigate the soft-switching
performance of the switch S1, the gate-source and drain-source voltage are shown in Figure
9.12 (e). It is obvious that ZVS at turn on for the main switch S1 is accomplished. The
voltage and current of diodes DO1 and DO2 are given in Figure 9.12 (f). As can be seen from
this figure, the diodes turn off under ZCS condition due to controlling their current by the
leakage inductance, alleviating the reverse recovery issue.
The experimental results of the proposed converter at input voltage 40 V are shown in
Figure 9.13. The gate pulses of switches are shown in Figure 9.13(a). It can be seen that to
achieve a voltage gain of 15, the duty cycle is about 0.55, which is in accordance with the
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equation (15) fairly. The input voltage and voltage stress across switches S1 and SC1 are
demonstrated in Figure 9.13 (b). It can be observed that the voltage stress of switches (90
V) are much less than the output voltage (600 V); thus, the proposed circuit enables using
switches with smaller on-resistance RDS(on) that results in lower conduction losses. Figure
9.13 (c) and (d) shows the gate-source and drain-source voltage of switch S1 and S2,
respectively, where the ZVS at turn-on instant is demonstrated. The input current, the gate
voltage of switch S1, and the current of output diode Do1 are presented in Figure 9.13 (e),
following the theoretical analysis. The waveform of voltage and current of diodes DO1 and
DO2 are presented in Figure 9.13 (f), in which the current of diodes are controlled by the
leakage inductance of the coupled-inductors.

(a)

(b)

(d)

(c)

(e)
(f)
Figure 9.12: Experimental results at full-load condition and input voltage 30 V. (a) The
gate pulse of switches. (b) The voltage across different capacitors. (c) The current of
leakage inductors Lk1 and Lk2. (d) The voltage stress across switches S1 and Sc1. (e) The
gate-source and drain-source voltage of switch S1. (f) The voltage and current of diodes
Do1 and DO2.
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Therefore, ZCS at turn-off instant is fulfilled that helps alleviate the reverse recovery issue.
The theoretical and measured efficiency of the proposed converter for different output
power and input voltage values are shown in Figure 9.14 (a). The theoretical and measured
efficiency of the converter at the nominal output power (1000 W) and input voltage 40 V
are 97.1 % and 97.0 %, respectively. From Figure 9.14, it is clear that the maximum
efficiency occurs at the output power 600 W, where theoretical and measured efficiency
values are 97.7 % and 97.5 %, respectively. Figure 9.14 (b) compares the efficiency curves
of the proposed converter and other converters versus output power. In this comparison, it
has been assumed that the all the converters are working under the same operating
conditions (given in Table IV). Also, the same switches and diodes are being used in all
the converters.

(a)

(b)

(c)

(d)
(e)
(f)
Figure 9.13: Experimental results at full-load condition and input voltage 40 V. (a) The
gate pulse of switches. (b) The voltage stress across switches S1 and Sc1. (c) The gatesource and drain-source voltage of switch SC1. (d) The gate-source and drain-source
voltage of switch S2 (e) The gate voltage of switch S1, current of diode DO1, and input
current. (f) The voltage and current of diodes Do1 and DO2.
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(a)
(b)
Figure 9.14: Efficiency variation under different voltage level and comparison of
efficiency. (a) measured and theoretical efficiency of the proposed converter. (b) The
efficiency comparison (Vout = 600 V, Vin= 30 V, fs = 100 kHz, Pout = 1 kW).
It can be seen that the efficiency of the proposed converter is higher than the other
converters due to the reduced voltage stress of the semiconductors. The loss breakdown at
the full-load condition for different input voltage Vin =30 V and Vin =40 V are presented
in Figure 9.15(a) and (b), respectively. It can be seen that the coupled-inductor losses,
especially conduction losses, is the dominant power losses in the proposed circuit. To
further improve the efficiency of the proposed system, the better-graded wires for coupledinductors can be adopted.

(a)
(b)
Figure 9.15: The loss breakdown at full-load condition for different input voltage.
(a) Vin = 30 V. (b) Vin = 40 V.
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9.8 Conclusion
In this chapter, a soft-switched dc-dc interleaved converter with high voltage gain was
proposed that integrates two coupled inductors and switched-capacitor circuit so as to
improve the power density, which is suitable for applications demanding high voltage
conversion ratio such as for FC-based HEV systems. To absorb the voltage spike across
the switches and recycle the leakage energy to the load, a promising integrated regenerative
snubber circuit is adopted. Compared to the other HSUC, the salient advantages of
proposed topology are high voltage gain, small input current ripple, low voltage stress
across the semiconductors, and built-in automatic current sharing. ZVS performance of
switches, along with ZCS operation of diodes, paves the way for improving the efficiency
of the proposed converter. As the asymmetrical pulse-width-modulation is used as a control
technique, there is no complexity added to the control technique. As the diodes current is
controlled by the leakage inductance, the reverse recovery problem is alleviated, and EMI
noise is restrained as well. The experimental results of a 1kW prototype of the converter
were presented to validate the proposed topology, which demonstrate the converter suits
well for applications demanding with high voltage gain.
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Chapter 10 A Soft-Switched DC/DC Converter using Integrated Dual Half-Bridge
with High Voltage Gain and Low Voltage Stress for DC Microgrid
Applications
10.1

Introduction

In this chapter, a soft-switched boost converter including an integrated dual half-bridge
circuit with high voltage gain and continuous input current is introduced that can be
suitable for the applications requiring a wide voltage gain range, such as for the front-end
of the inverter in a DC microgrid to integrate renewable energy sources (RES). In the
proposed converter, two half-bridge converters are connected in series at the output stage
to enhance the voltage gain. Additionally, the balanced voltage multiplier stage is
employed at the output to increase the voltage conversion ratio, as well as distribute the
voltage stress across semiconductors; hence, switches with smaller on-resistance RDS(on)
can be adopted resulting in an improvement in the efficiency. The converter takes
advantage of the clamp circuit not only to confine the voltage stress of switches, but also
to achieve the soft-switching characteristics, which leads to a reduction in the switching
loss as well as the cost. The mentioned features make the proposed converter a proper
choice for interfacing RES to the DC-link bus of the inverter. The operation modes, steadystate analysis, and design consideration of the proposed topology have been demonstrated
in the chapter. A 1-kW laboratory prototype was built using gallium nitride (GaN)
transistors and silicon carbide (SiC) diodes to confirm the effectiveness of the proposed
topology.
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10.2

Structure and Operating Principles of the Proposed Converter

The general layout of a hybrid microgrid including a high step-up DC/DC converter is
demonstrated in Figure 10.1. Since PV modules can generate the low-level voltage, it needs
a DC-DC converter with a high voltage gain to solve the issue resulting from the mismatch
in the voltage level of PV and the DC-bus. In other words, this converter must boost the
voltage of PV (15–30 V) to the essential level demanded by the DC-bus (around 400 V).

Figure 10.1: General layout of a hybrid microgrid system.
10.2.1 General Structure of the Proposed Converter
The proposed converter is shown in Figure 10. 2(a), which consists of conventional boost
converter with active-clamp circuit to provide an input current with low ripple as well as
soft-switching performance, and the balanced VMS to increase the voltage conversion
ratio. The equivalent circuit of proposed converter is depicted in Figure 10.2(b), in which
Vin denotes the PV source; Vo denotes the output voltage; LB denotes the boost inductor;
Cr denotes the DC-blocking capacitor; Co1–Co4 denote the output capacitors; Cm1 and Cm2
denote the switched capacitor; SM and SC denote the main and clamp switch, respectively;
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Do1–Do4 denote the output diodes; and Ro denotes the load resistance. It is noteworthy to
mention that a magnetizing inductor (Lm), a leakage inductor (Lk), and an ideal transformer
with a turn-ratio of n = N2/N1 are used to model the transformers. In Figure 10.2(b), Lk1
and Lm1 denotes the leakage inductor and the magnetizing inductor of transformer T1; Lk2
and Lm2 denotes the leakage inductor and the magnetizing inductor of transformer T2.

(a)
(b)
Figure 10.2: The schematic of the proposed converter: (a) proposed converter; and (b)
the equivalent circuit.

10.2.2

Operation Modes

There are six operation modes in the proposed converter during one switching period, as
illustrated in Figure 10.3. The key waveforms during one switching period are shown in
Figure 10.4. To analysis the operation in the steady-state and derive the operational
parameters of proposed converter, following assumptions are made:
1) The inductor Lk shows the total inductance of leakage inductors Lk1 and Lk2.
2) all passive and active semiconductors are considered ideal.
3) the capacitors are large enough to assume that their voltage is constant during one
switching period.
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Mode 1 [t0–t1]: Before t0, the clamp switch was conducting the current. At t0, the gate pulse
of SC is removed, as shown in Figure 10.4. As depicted in Figure 10.3(a), during this state,
the parasitic capacitors of switches SM and SC are being discharged and charged,
respectively. Due to the parasitic capacitor, the voltage stress of clamp switch increases
linearly, which is expressed by:
𝑉𝑆𝑀 ≅

𝑖𝐿𝐵 (𝑡0 ) − 2𝑛𝑖𝐿𝑘 (𝑡0 ) − 𝑖𝐿𝑚1 (𝑡0 ) + 𝑖𝐿𝑚2 (𝑡0 )
(𝑡 − 𝑡0 )
𝐶𝑆𝑀 + 𝐶𝑆𝐶

(10-1)

The duration of this mode can be determined by:

∆𝑡01 =

(𝐶𝑆𝑀 + 𝐶𝑆𝐶 )(𝑉𝑜1 (𝑡0 ) + 𝑉𝑜2 (𝑡0 ))
𝑖𝐿𝐵 (𝑡0 ) − 2𝑛𝑖𝐿𝑘 (𝑡0 ) − 𝑖𝐿𝑚1 (𝑡0 ) + 𝑖𝐿𝑚2 (𝑡0 )

(10-2)

Mode 2 [t1–t2]: This mode starts when the voltage of main switch VSM becomes zero and,
hence, its antiparallel diode starts conducting the current. Thus, the ZVS performance of
main switch at turn-on instant is ensured. During this mode in Figure 10.3(b), the voltage
stress of clamp switch is restricted to the total voltage of capacitors Co1 and Co2 without
spikes problem. At the output stage, the output diodes Do2 and Do4 are cut off, and diodes
Do1 and Do3 are conducting the current, expressed as:
𝑖𝐷𝑜1 (𝑡) = 𝑖𝐷𝑜3 (𝑡) = 0.5𝑖𝐿𝑘 (𝑡) = 0.5𝑖𝐿𝑘 (𝑡0 )
+

𝑛𝑉𝐶𝑟 (𝑡0 ) + 𝑛𝑉𝑜1 (𝑡0 ) + 𝑉𝑜4(𝑡0 ) − 𝑉𝑐𝑚1 (𝑡0 )
(𝑡 − 𝑡0 )
2𝐿𝑘

(10-3)

During this mode, the boost inductor stores the energy of the input source, i.e., PV source,
and the input current increases which can be determined by:
𝑖𝐿𝐵 (𝑡) = 𝑖𝐿𝐵 (𝑡1 ) +

𝑉𝑖𝑛
(𝑡 − 𝑡1 )
𝐿𝐵

The current of magnetizing inductors can be defined by:
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(10-4)

𝑖𝐿𝑚1 (𝑡) = 𝑖𝐿𝑚1 (𝑡1 ) −

𝑉𝑜1 (𝑡1 )
(𝑡 − 𝑡1 )
𝐿𝑚1

(10-5)

𝑖𝐿𝑚2 (𝑡) = 𝑖𝐿𝑚2 (𝑡1 ) +

𝑉𝐶𝑟 (𝑡1 )
(𝑡 − 𝑡1 )
𝐿𝑚2

(10-6)

Mode 3 [t2–t3]: This mode starts at t2 when the leakage inductors current becomes zero; so,
the diodes Do2 and Do4 turn on, as shown in Figure 10.3(c). Therefore, ZCS at turn-on
instant is achieved for these diodes, alleviating their losses. In the meantime, the
transformers transfer the energy of input source and output capacitor Co1 to the switched
capacitor Cm1 and output capacitor Co3. The secondary windings of transformer are
connected in a way that the total voltage of the output stage increases. The current of
leakage inductance and output diodes, and main switch can be expressed by:
𝑖𝐷𝑜2 (𝑡) = 𝑖𝐷𝑜4 (𝑡) = 0.5𝑖𝐿𝑘 (𝑡)
= 0.5𝑖𝐿𝑘 (𝑡2 ) +

(10-7)
𝑛𝑉𝐶𝑟 (𝑡2 ) + 𝑛𝑉𝑜1 (𝑡2 ) − 𝑉𝑐𝑚1 (𝑡2 )
(𝑡 − 𝑡2 )
2𝐿𝑘

𝑖𝑆𝑀 (𝑡) = 𝑖𝑖𝑛 (𝑡) + 2𝑛𝑖𝐿𝑘 (𝑡) + 𝑖𝐿𝑚2 (𝑡) − 𝑖𝐿𝑚1 (𝑡)

(10-8)

Mode 4 [t3–t4]: At t3, the gate pulse of clamp switch is removed, and the output capacitors
of switches SM and SC are being charged and discharged, respectively. Due to the parasitic
capacitor, the voltage stress of main switch increases linearly. The circuit condition at the
VMS is the same as in Mode 3. The following equations define the voltage stress of main
switch and the duration of this mode as:
𝑉𝑆𝐶 ≅

𝑖𝐿𝐵 (𝑡3 ) + 2𝑛𝑖𝐿𝑘 (3) − 𝑖𝐿𝑚1 (𝑡3 ) + 𝑖𝐿𝑚2 (𝑡3 )
(𝑡 − 𝑡3 )
𝐶𝑆𝑀 + 𝐶𝑆𝐶

(10-9)

(𝐶𝑆𝑀 + 𝐶𝑆𝐶 )(𝑉𝑜1 (𝑡3 ) + 𝑉𝑜2 (𝑡3 ))
𝑖𝐿𝐵 (𝑡3 ) + 2𝑛𝑖𝐿𝑘 (𝑡3 ) − 𝑖𝐿𝑚1 (𝑡3 ) + 𝑖𝐿𝑚2 (𝑡3 )

(10-10)

∆𝑡34 =

Mode 5 [t4–t5]: As shown in Figure 4, at the beginning of this mode, the voltage across
clamp switch VSC becomes zero; thus, the current flows through the antiparallel diode of
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clamp switch. Accordingly, the ZVS implementation of clamp switch at turn-on instant is
guaranteed. During this mode, the voltage stress of main switch is effectively confined to
the total voltage of capacitors Co1 and Co2 without ringing and spikes issue, shown in Figure
10.3(e). In the meantime, the boost inductor is transferring the PV-source energy to the
output capacitor Co1 and Co2. At the output stage, the output diodes Do2 and Do4 are
conducting the current. The following equations can be written for this operation mode:
𝑖𝐷𝑜2 (𝑡) = 𝑖𝐷𝑜4 (𝑡) = 0.5𝑖𝐿𝑘 (𝑡)
= 0.5𝑖𝐿𝑘 (𝑡4 )
+

(10-11)

𝑛𝑉𝐶𝑟 (𝑡4 ) − 𝑛𝑉𝑜1 (𝑡4 ) − 2𝑛𝑉𝑜2 (𝑡4 ) − 𝑉𝑐𝑚1 (𝑡4 )
(𝑡 − 𝑡4 )
2𝐿𝑘

𝑖𝐿𝐵 (𝑡) = 𝑖𝐿𝐵 (𝑡4 ) +

𝑉𝑖𝑛 − 𝑉𝑜1 − 𝑉𝑜2
(𝑡 − 𝑡4 )
𝐿𝐵
𝑉𝑜2 (𝑡4 )
(𝑡 − 𝑡4 )
𝐿𝑚1

(10-13)

𝑉𝐶𝑟 (𝑡4 ) − 𝑉𝑜1 (𝑡4 ) − 𝑉𝑜2 (𝑡4 )
(𝑡 − 𝑡4 )
𝐿𝑚2

(10-14)

𝑖𝐿𝑚1 (𝑡) = 𝑖𝐿𝑚1 (𝑡4 ) +
𝑖𝐿𝑚2 (𝑡) = 𝑖𝐿𝑚2 (𝑡4 ) +

(10-12)

Mode 6 [t5–t6]: At the beginning of this mode, the direction of inductor current changes;
thus, the diodes Do2 and Do4 are cut off and diodes Do1 and Do3 turn on, as shown in Figure
10.3(f). Therefore, ZCS at turn-on instant is enabled for diodes Do1 and Do3, which helps
alleviate turn-on losses. In the meantime, the energy stored in the switched-capacitor Cm1
is being released to the output capacitor Co4. On the other hand, the switched-capacitor Cm2
is storing the energy transferred by transformers from the input stage. The current of
leakage inductance and output diodes, and clamp switch can be expressed by
𝑖𝐷𝑜1 (𝑡) = 𝑖𝐷𝑜3 (𝑡) = 0.5𝑖𝐿𝑘 (𝑡) =
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(10-15)

0.5𝑖𝐿𝑘 (𝑡0 ) +

𝑛𝑉𝐶𝑟 (𝑡5 ) − 𝑛𝑉𝑜1 (𝑡5 ) − 2𝑛𝑉𝑜2(𝑡5 ) + 𝑉𝑜4 (𝑡5 ) − 𝑉𝑐𝑚1 (𝑡5 )
2𝐿𝑘
(𝑡 − 𝑡5 )

𝑖𝑆𝐶 (𝑡) = 𝑖𝑖𝑛 (𝑡) + 2𝑛𝑖𝐿𝑘 (𝑡) + 𝑖𝐿𝑚2 (𝑡) − 𝑖𝐿𝑚1 (𝑡)

(10-16)

At the end of this operation mode the gate pulse of clamp switch will be removed, and the
converter begins a new switching period.

(a)

(b)

(c)

(d)

(e)

(f)

Figure 10.3: Operation modes: (a) Mode 1; (b) Mode 2; (c) Mode 3; (d) Mode 4;
(e) Mode5; and (f) Mode 6.
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Figure 10.4: Key waveforms of the proposed converter.
10.2.3 Voltage Gain
To derive the operational parameters of proposed converter, it is assumed that as compared
with the leakage inductors, the magnetizing inductors are so large that their effect can be
neglected. By applying the voltage-second balance to the inductor LB and the primary
winding of transformers T2, the output voltage Vo1 and Vo2 can be expressed as:
𝑉𝑜1 + 𝑉𝑜2 =

𝑉𝑖𝑛
1−𝐷

𝑉𝑜1 = 𝑉𝑖𝑛
𝑉𝑜2 =

𝐷𝑉𝑖𝑛
1−𝐷

(10-17)
(10-18)
(10-19)

The duty cycle of the main switch is denoted as D = Ton/TS, where Ton represents the
conduction time of main switch in each switching period and TS represents the switching
period. Considering Figure 10.3, the voltage of DC-blocking capacitor can be derived by
applying the voltage-second balance to the primary windings of transformers T1 as follows:
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𝑉𝐶𝑟 = 𝑉𝑖𝑛

(10-20)

From Equation (3) and (15), the diode Do1 peak current, IDo1, can be written as follows:

𝐼𝐷𝑜1

2𝑛𝐷𝑉𝑖𝑛
− 𝑉𝑜4 + 𝑉𝑐𝑚1
2𝑛𝑉𝑖𝑛 + 𝑉𝑜4 − 𝑉𝑐𝑚1
=
𝑑1 𝑇𝑠 = 1 − 𝐷
(1 − 𝐷 − 𝑑2 )𝑇𝑠
2𝐿𝑘
2𝐿𝑘

(10-21)

From Equations (7) and (11), the diode Do2 peak current, IDo2, can be achieved from:

𝐼𝐷𝑜2

2𝑛𝐷𝑉𝑖𝑛
+ 𝑉𝑐𝑚1
2𝑛𝑉𝑖𝑛 − 𝑉𝑐𝑚1
=
(𝐷 − 𝑑1 )𝑇𝑠 = 1 − 𝐷
𝑑2 𝑇𝑠
2𝐿𝑘
2𝐿𝑘

(10-22)

From Equations (21) and (22), the output voltage Vo4 and the voltage of switched capacitor
Cm1 can be obtained by:
𝑉𝑐𝑚1 = 2𝑛𝑉𝑖𝑛

(𝐷 − 𝑑1 )(1 − 𝐷) − 𝐷𝑑2
(1 − 𝐷)(𝐷 − 𝑑1 + 𝑑2 )

(𝐷 − 𝑑1 )(1 − 𝐷) − 𝐷𝑑2 𝐷(1 − 𝐷 − 𝑑2 ) − (1 − 𝐷)𝑑1
𝑉𝑜4 = 2𝑛𝑉𝑖𝑛 [
+
]
(1 − 𝐷)(𝐷 − 𝑑1 + 𝑑2 )
(1 − 𝐷)(1 − 𝐷 + 𝑑1 − 𝑑2 )

(10-23)
(10-24)

Since the average capacitor current must be zero at steady state, the output diode currents
IDo1 and IDo2 can be expressed as:
𝑇𝑠

𝑇𝑠

𝐼𝑜 = ∫ 𝑖𝐷𝑜1 (𝑡)𝑑𝑡 = ∫ 𝑖𝐷𝑜2 (𝑡)𝑑𝑡
0

(10-25)

0

From Equation (10-25) and Figure 10.4, the output current can be determined by:
𝐼𝑜 =

(𝐷 − 𝑑1 + 𝑑2 )
(1 − 𝐷 + 𝑑1 − 𝑑2 )
𝐼𝐷𝑜2 =
𝐼𝐷𝑜1
2
2

(10-26)

From Equations (10-23), (10-24), and (10-26), the parameters d1 and d2, which are shown
in Figure 10.4 can be demonstrated in the form of:
𝑑1 = 𝑘𝐷
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(10-27)

(10-28)

𝑑2 = 𝑘(1 − 𝐷)

𝑘 = 0.5(1 − √1 −

8𝐿𝑘 𝐼𝑜 𝑓𝑠
)
𝑛𝐷𝑉𝑖𝑛

(10-29)

Since the VMS operates symmetrically, the voltage stress of capacitors Co3 and Co4 is
identical; so, the voltage gain, M = Vout/Vin, can be defined as follows:
𝑀=

𝑉𝑜
𝑉𝑜1 + 𝑉𝑜2 + 𝑉𝑜3 + 𝑉𝑜4
=
𝑉𝑖𝑛
𝑉𝑖𝑛
=

(10-30)

1
4𝑛(1 − 2𝑘)𝐷
+
1 − 𝐷 (𝐷 − 2𝐷𝑘 + 𝑘)(1 − 𝐷 + 2𝐷𝑘 − 𝑘)

When ignoring the variable k in Equation (30) due to the small order of value of leakage
inductance, the ideal voltage gain will be:
𝑀=

𝑉𝑜
4𝑛 + 1
=
𝑉𝑖𝑛
1−𝐷

(10-31)

Figure 10.5 shows the voltage gain characteristic of proposed converter versus different
duty cycle (D) and turns-ratio (n) for different values of variable k. The converter ensures
high voltage gain with a small turns ratio even with a low duty cycle and, thus, the voltage
stress as well as the switching loss can be reduced.

(a)

(b)

Figure 10.5: Voltage gain characteristics: (a) voltage gain versus different duty
cycle and turns-ratio when k = 0.06; and (b) voltage gain versus different duty
cycle and variable k when n = 1.5.
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10.2.4 Voltage Stress Across Switches and Diodes
From the operation principle of proposed converter, the voltage stress of switches is
effectively restricted to the voltage across output capacitors Co1 and Co2 without ringing
and spikes issue due to adopting active-clamp configuration. Thus, the voltage stress of
switches can be expressed by:
𝑉𝑆𝑀,𝑚𝑎𝑥 = 𝑉𝑆𝐶,𝑚𝑎𝑥 = 𝑉𝑜1 + 𝑉𝑜2 =

𝑉𝑖𝑛
𝑉𝑜
=
1 − 𝐷 4𝑛 + 1

(10-32)

Due to the balanced operation of VMS, the voltage stress of all diodes is identical and can
be achieved by:
𝑉𝐷𝑜1 = 𝑉𝐷𝑜2 = 𝑉𝐷𝑜3 = 𝑉𝐷𝑜4 =

2𝑛𝑉𝑜
4𝑛 + 1

(10-33)

From (10-33), it can be concluded that the switches and diodes withstand much lower
voltage stress than the output voltage resulting in switches with smaller on-resistance
RDS(on) can be used; hence, the efficiency can be improved. Moreover, when turns-ratio
keeps increasing the voltage stress of switches and diodes reduces.
10.2.5 The Magnetizing Inductor Minimum and Maximum Currents im1 and
im2
From (10-5), (10-6), (10-13), and (10-14), the relation between maximum and minimum
magnetizing current for transformers T1 and T2 can be written as follows:
𝐼𝑚1,𝑃 − 𝐼𝑚1,𝑁 = 𝐼𝑚2,𝑃 − 𝐼𝑚2,𝑁 =

𝑉𝑖𝑛 𝐷𝑇𝑠
2𝐿𝑚1

(10-34)

From Figure 10.2, along with the ampere-second balance for capacitors, it can be
concluded that the average value of the current of magnetizing inductors is zero. Thus, the
magnetizing inductor maximum and minimum current can be achieved from:
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𝐼𝑚1,𝑃 = 𝐼𝑚1,𝑁 = 𝐼𝑚2,𝑃 = 𝐼𝑚2,𝑁 =

𝑉𝑖𝑛 𝐷𝑇𝑠
2𝐿𝑚1

(10-35)

10.2.6 ZVS Soft-Switching Conditions for Switches SM and SC
As illustrated in “Operation Modes” section, the soft-switching performance can be
achieved for both switches as an inherent advantage of proposed topology leading to less
switching loss in the active semiconductors. The ZVS performance is guaranteed for switch
SC if its gate-pulse is applied when the anti-parallel diode is conducting the current during
mode 5. In other words, the following condition should be satisfied:
2
0.5𝐿𝐵 𝐼𝑆𝐶,𝑍𝑉𝑆
≥ 0.5(𝐶𝑆𝑀 + 𝐶𝑆𝐶 )(

𝑉𝑖𝑛 2
)
1−𝐷

(10-36)

where the ZVS current ISC,ZVS is defined by:
𝐼𝑆𝐶,𝑍𝑉𝑆

2
8𝑛𝐼𝑜 2𝐿𝐵 𝑃𝑜 + 𝐷𝑇𝑠 𝑉𝑖𝑛
𝑉𝑖𝑛 𝐷𝑇𝑠 8𝑛𝑃𝑜
= 𝐼𝐿𝐵,𝑚𝑎𝑥 + 2𝐼𝑚1,𝑃 +
=
+
+
𝐷
2𝑉𝑖𝑛 𝐿𝐵
𝐿𝑚1
𝐷𝑉𝑜

(10-37)

To ensure the ZVS performance at turn-on instant for main switch SM, the energy
difference between the energy stored in the leakage inductor Lk and magnetizing inductor
Lm should be larger than the energy stored in the parasitic capacitors of SM and SC. This
condition can be written as follows:
2
0.5𝐿𝐵 𝐼𝑆𝑀𝑍𝑉𝑆
≥ 0.5(𝐶𝑆𝑀 + 𝐶𝑆𝐶 )(

𝑉𝑖𝑛 2
)
1−𝐷

(10-38)

The ZVS current of main switch ISM,ZVS is defined by:
𝐼𝑆𝑀,𝑍𝑉𝑆

2
8𝑛𝐼𝑜
2𝐿𝐵 𝑃𝑜 − 𝐷𝑇𝑠 𝑉𝑖𝑛
𝑉𝑖𝑛 𝐷𝑇𝑠
8𝑛𝑃𝑜
= 𝐼𝐿𝐵,𝑚𝑖𝑛 − 2𝐼𝑚1,𝑃 −
=
−
+
1−𝐷
2𝑉𝑖𝑛 𝐿𝐵
𝐿𝑚1
(1 − 𝐷)𝑉𝑜

(10-39)

The relationship between the ZVS current versus the input voltage and output power for
both switches SM and SC are plotted in Figure 10.6(a) and (b), respectively. It can be seen

267

that the soft-switching performance can be achieved for both switches for a wide range of
input voltage and output power, improving the efficiency of power conversion system.

(a)

(b)

Figure 10.6: Soft-switching characteristics of the proposed converter. (a) ZVS
current of the main switch; and (b) ZVS current of the clamp switch.
10.2.7 Current Stress of Power Switches and Diodes
From Figure 10.2 and Equation (8), the maximum current of main switch can be derived
by:
𝐼𝑆𝑀,𝑚𝑎𝑥

2
8𝑛𝐼𝑜 2𝐿𝐵 𝑃𝑜 + 𝐷𝑇𝑠 𝑉𝑖𝑛
𝑉𝑖𝑛 𝐷𝑇𝑠 8𝑛𝑃𝑜
= 𝐼𝐿𝐵,𝑚𝑎𝑥 + 2𝐼𝑚1,𝑃 +
=
+
+
𝐷
2𝑉𝑖𝑛 𝐿𝐵
𝐿𝑚1
𝐷𝑉𝑜

(10-40)

Similarly, the maximum current of clamp switch can be derived from Equation (16),
determined by:
𝐼𝑆𝐶,𝑚𝑎𝑥 = 𝐼𝐿𝐵,𝑚𝑖𝑛 − 2𝐼𝑚1,𝑃 +

8𝑛𝐼𝑜
(1 − 𝐷)

(10-41)

2
2𝐿𝐵 𝑃𝑜 − 𝐷𝑇𝑠 𝑉𝑖𝑛
𝑉𝑖𝑛 𝐷𝑇𝑠
8𝑛𝑃𝑜
=
−
+
2𝑉𝑖𝑛 𝐿𝐵
𝐿𝑚1
(1 − 𝐷)𝑉𝑜

The maximum current and average current of output diodes can be estimated by ignoring
the effect of leakage inductance, which is given as follows:
𝐼𝐷𝑜1,𝑚𝑎𝑥 = 𝐼𝐷𝑜3,𝑚𝑎𝑥 =
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2𝐼𝑜
1−𝐷

(10-42)

𝐼𝐷𝑜2,𝑚𝑎𝑥 = 𝐼𝐷𝑜4,𝑚𝑎𝑥 =

2𝐼𝑜
𝐷

𝐼𝐷𝑜1,𝑎𝑣𝑔 = 𝐼𝐷𝑜2,𝑎𝑣𝑔 = 𝐼𝐷𝑜3,𝑎𝑣𝑔 = 𝐼𝐷𝑜4,𝑎𝑣𝑔 = 𝐼𝑜

(10-43)
(10-44)

10.2.8 2.8. Comparison with Other High Step-Up Converters
To have a better insight into the performance superiority of proposed topology, a
comparison is carried out regarding the functional characteristics, including the voltage
gain, voltage stress of switches and diodes, number of passive and active components, softswitching performance, and complexity of control circuit. Table 1 compares the proposed
converter with the state-of-the-art high step-up DC/DC converters. It can be seen that the
proposed converter offers the much higher voltage gain, as well as lowest voltage stress of
semiconductors. Thus, the losses and price for implementing a prototype will be lower.
Regarding the soft-switching, even though the converters cited in [26] and [28] have the
soft-switching characteristic, the proposed converter can provide ZVS conditions for both
switches with minimum number of switches, resulting in efficiency improvement.
Furthermore, compared to other converters, the control technique and gate-driver circuit
are simple for proposed converter due to the asymmetrical PWM control scheme. Figure 7
shows the voltage gain and voltage stress of switches and diodes for proposed converter in
comparison to that of other converters. The relation between the voltage gain and duty
cycle (D), as shown in Figure 10.7a, indicates that the proposed converter boosts the input
voltage with lower operating duty cycle. Therefore, the voltage stress of the switches and
the losses will be lower. Figure 10.7 (b) and (c) demonstrates the voltage stress of switches
and diodes for different values of turns ratio (n), respectively. To sum up, the proposed
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topology outperforms its counterparts regarding the vital specifications of a high step-up
converter.
Table 10.1: Performance comparison among proposed converter and other
converters.
Converter
Cited in [26]

Item
Voltage gain

2𝑛 + 2
1−𝐷

Switch voltage stress

𝑉𝑜
2𝑛 + 2

Diode voltage stress

𝑉𝑜

Converter Cited in
[27]

Converter
Cited in [28]

Converter
Cited in [29]

Proposed
Converter

2𝑛 + 2
1−𝐷

2𝑛 + 4
1−𝐷

4𝑛 + 1
1−𝐷

𝑉𝑜
𝐷(2𝑛 + 1) + 1
2𝑛𝑉𝑜
𝐷(2𝑛 + 1) + 1

𝑉𝑜
2𝑛 + 2

𝑉𝑜
2𝑛 + 4
𝑛𝑉𝑜
𝑛+2

𝑉𝑜
4𝑛 + 1
2𝑛𝑉𝑜
4𝑛 + 1

𝐷(2𝑛 + 1) + 1
1−𝐷

𝑉𝑜

S

1

4

2

4

2

2

D

2

2

3

4

6

4

C3

4

3

5

6

7

0

0
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0

1

2

2

1

2

2
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Soft switching
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Hard switching

Soft switching
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Figure 10.7: Comparison between the proposed converter and other step-up
converters. (a) Voltage gain versus duty cycle (D) when n = 2; (b) voltage stress
of switches versus turns ratio (n); and (c) voltage stress of diodes versus turns ratio
(n).
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10.3

Loss Analysis of Proposed Converter

The losses in the proposed converter can be divided into five major contributors, namely:
conduction and switching losses of the switches, losses of the diodes, losses of the
transformers, and losses of the inductor.
10.3.1 Conduction Loss of Switches
The conduction loss of switches can be calculated by:
2
𝑃𝐶𝑜𝑛𝑑,𝑆 = 𝑅𝐷𝑆(𝑜𝑛) 𝐼𝑟𝑚𝑠,𝑠

(10-45)

where Irms,s denotes the root mean square (RMS) current of the switch, and RDS(on) denotes
the on-resistance of the switch.
10.3.2 Switching Loss of Transistors
In the implemented converter, GaN E-HEMTs switches are employed. As an advantage of
GaN switches, they do not have a body diode, as well as the reverse recover charge, the
loss caused by the reverse recovery charge of the body diode can be neglected. Other
contributors to the switching loss in a GaN switches can be listed as follows: (1) the overlap
of current and voltage during turn-on and turn-off; (2) gate charge loss; and (3) the loss
caused by the parasitic capacitance of switch. The total switching loss of the switches of
the proposed converter can be achieved from:
𝑃𝑆𝑤,𝑆 = [0.5𝑉𝑠 𝐼𝑠 (𝑡𝑟 + 𝑡𝑓 ) + 0.5𝐶𝑜𝑠𝑠 𝑉𝑠2 + 𝑄𝑇 𝑉𝐺 ]𝑓𝑠

(10-46)

where fs is the switching frequency, tr, and tf are the rise and fall times of the transistor, QT
is the gate charge, Vs the voltage stress of switch, and VG is the gate driver voltage.
10.3.3 Diode Losses
The switching and capacitive charge (QC) losses of the SiC diodes can be estimated by:
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𝑃𝐷𝑖 = 𝑄𝐶 𝑉𝐷 𝑓𝑠 + 𝑉𝑓𝑖 𝐼𝐷,𝑟𝑚𝑠

(10-47)

where Vfd, and VD are the forward voltage and the voltage stress of the diode, respectively.
It is noteworthy to mention that the reverse recovery switching loss of the SiC diodes can
be ignored.
10.3.4 Inductor Losses
The losses of inductors include two main factors, the copper loss and the core loss. The
conduction loss, PL_cond, is caused by the DC current component flowing in the inductors’
windings, while the core loss, PL_core, is caused by the inductors’ ripple currents, which is
given in datasheet. The losses of inductor can be expressed as:
2
𝑃𝐶𝑜𝑛𝑑,𝐿 = 𝑅𝐿,𝐸𝑆𝑅 𝐼𝑟𝑚𝑠,𝐿

𝑃𝐶𝑜𝑟𝑒,𝐿 =

𝑓𝑠
+ 𝑑𝑓𝑠2 𝐵 2
𝑎
𝑏
𝑐
+
+
𝐵 3 𝐵 2.3 𝐵1.5

(10-48)
(10-49)

where RL,ESR and IL,rms are the series parasitic resistances and the RMS current of inductor,
respectively. Additionally, the coefficients a, b, c, and d are given by manufacturer.
10.3.5 Transformer Losses
Similar to the inductor, the losses of transformer include two main contributors, the copper
loss and the core loss, which are express as:
∞

𝑃𝐶𝑜𝑛𝑑,𝑇 =

2
𝑅𝑇,𝐸𝑆𝑅 𝐼𝑑𝑐
{1

+∑
𝑛=1

𝑃𝐶𝑜𝑟𝑒,𝑇 =

𝑅𝑤𝑛 𝐼𝑛 2
( ) }
𝑅𝑇,𝐸𝑆𝑅 𝐼𝑑𝑐

𝑓𝑠
+ 𝑑𝑓𝑠2 𝐵 2
𝑎
𝑏
𝑐
+
+
𝐵 3 𝐵 2.3 𝐵1.65
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(10-50)

(10-51)

where RT,ESR, Rwn, IDC, and In are the series parasitic resistances, the AC winding resistance,
the RMS current of transformer, and the RMS current of the nth frequency component,
respectively.
The theoretical breakdown of total loss at half-load and full-load conditions are shown in
Figure 10.8 (a) and (b), respectively. It can be seen that the switches and diodes are the
major contributors to power loss in the proposed converter.

(a)

(b)

Figure 10.8: Loss breakdown (a) half-load condition (Po = 500 W); and (b) fullload condition (Po = 1000 W).
10.4

Design Considerations

10.4.1 Selection of Turns Ratio
The proper selection of the turns-ratio helps employ the switches with lower voltage rating.
The turns ratio can be achieved from (31), and expressed as:

𝑛=

𝑉𝑜 (1 − 𝐷) − 𝑉𝑖𝑛
4𝑉𝑖𝑛

(10-52)

10.4.2 Choice of Leakage Inductance
The leakage inductance plays an important role in the operation of converter regarding
ZVS performance and voltage gain. It can be calculated from (29) and is given by:
𝐿𝑘 =

𝑛𝐷𝑉𝑖𝑛 (1 − (1 − 2𝑘)2 )
8𝐼𝑜 𝑓𝑠
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(10-53)

10.4.3 Choice of Magnetizing Inductance
A good criterion for selecting the magnetizing inductance is to help the switches to obtain
ZVS. Thus, it can be derived from Equation (39) as follows:
𝐿𝑚1 = 𝐿𝑚2 >

𝑇𝑠 𝐷𝑉𝑖𝑛
2
2𝐿𝐵 𝑃𝑜 − 𝐷𝑇𝑠 𝑉𝑖𝑛
8𝑛𝑃𝑜
−
2𝑉𝑖𝑛 𝐿𝐵
(1 − 𝐷)𝑉𝑜

(10-54)

10.4.4 Choice of Boost Inductance
The boost inductance is adopted to reduce the input current ripple, so to have 20% current
ripple ratio, the required boost inductance can be obtained from:
𝐿𝐵 =

𝑉𝑖𝑛 𝐷𝑚𝑎𝑥 𝑇𝑠
20%𝐼𝑖𝑛

(10-55)

10.4.5 Design of Capacitors
From the operating principle of proposed converter along with charge-second balance on
the capacitors, the capacitance can be selected as:
𝐶𝑜1 =

𝐶𝑜2 =

(1 − 𝐷 + 𝑑1 − 𝑑2 )𝐼𝑜
𝑓𝑠 ∆𝑉𝑜1

(10-56)

(1 − 𝐷) + 𝑑1 − 𝑑2 )𝐼𝑜 4𝑛 + 1
𝑑2 𝐼𝐷𝑜2 − (1 − 𝐷 − 𝑑2 )𝐼𝐷𝑜1
(
𝐼𝑜 −
)
𝑓𝑠 ∆𝑉𝑜2
1−𝐷
2

(10-57)

(1 − 𝐷 + 𝑑1 − 𝑑2 )𝐼𝑜
𝑓𝑠 ∆𝑉𝑜3

(10-58)

(𝐷 − 𝑑1 + 𝑑2 )𝐼𝑜
𝑓𝑠 ∆𝑉𝑜4

(10-59)

𝐶𝑜3 =

𝐶𝑜4 =

𝐶𝑚1 = 𝐶𝑚2 =

𝐶𝑟 =

(𝐷 − 𝑑1 + 𝑑2 )𝐼𝐷𝑜1
2𝑓𝑠 ∆𝑉𝑐𝑚1

(𝑑2 𝐼𝐷𝑜2 − (1 − 𝐷 − 𝑑2 )𝐼𝐷𝑜1 )(1 − 𝐷)
2𝑓𝑠 ∆𝑉𝑐𝑟
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(10-60)

(10-61)

Where ∆Vo1, ∆Vo2, ∆Vo3, ∆Vo4, ∆Vcm1, and ∆Vcr denote the maximum allowed voltage
ripples allowed for Co1, Co2, Co3, Co4, Cm1, and Cr, respectively. Additionally, fs is the
switching frequency.
10.5

Simulation and Experimental Results

To demonstrate the operation modes of the proposed converter along with its effectiveness,
a scaled-down laboratory prototype is simulated and implemented. The specifications and
components of studied converter are given in Table 10.2.
Table 10.2: Parameters and components of implemented converter.
Parameter
Input DC-voltage (Vin)
Output voltage (Vo)
Output power (Po)
Switching frequency (fs)
Magnetizing inductance (Lm1 and Lm2)
Leakage inductance (Lk1 and Lk2)
Turns ratio of coupled inductors (n)
Switches
Diodes
Output capacitors (Co1, Co2, Co3, and Co4)
Switched capacitors (Cm1 and Cm2 )

Value
15–30 V
400 V
1000 W
100 kHz
100 µH
10 µH
1.5
EPC2047 (200 V, 160
A,10 mΩ)
C3D10065E
47 µF
10 µF

10.5.1 Simulation Results
To investigate the performance of the proposed converter, two simulations in full load and
light load condition are done. In these simulations, the GaN switch model introduced by
the company is used. The specifications of the converter are given in Table 10.2.
A) Full Load Condition (Vin = 22 V, Po = 1000 W, and D = 0.65)
Figure 9 demonstrates the functional current and voltage waveforms of simulated converter
at the rated output power (Po = 1000 W), including the ZVS performance of switches, the
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boost current iLB, the secondary current iSec, and the current of diodes. From Figure 10.9(a),
it can be seen that the output voltage is adequately regulated by the control circuit. Figure
10.9(b) shows the current of boost inductor LB and leakage inductor Lk, which confirms
that the design of boost inductor is carried out correctly. Moreover, the leakage inductor
current is varying linearly, following the theoretical analysis. The current of output diodes
are demonstrated in Figure 10.9(c), implying that ZCS performance at turn-off instant is
realized for output diodes leading to the efficiency improvement.

(a)

(b)

(d)

(c)

(e)

Figure 10.9: Simulation results. (a) Input voltage, output voltage, and output
power; (b) the input current iLB and the secondary side current iSec; (c) current of
the output diodes IDo1 and IDO2; (d) voltage and current of the main switch; and (e)
voltage and current of the clamp switch.
The soft-switching operation for main and clamp switches is shown in Figure 10.9(b) and
(c). It is clear that the voltage stress of switches becomes zero before the gate pulse of
related switches is applied. Moreover, confirming the equations given in previous section,
the voltage stress of switches is around 65 V, which is much lower than output voltage
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(400 V). Therefore, switches with smaller on-resistance can be used, contributing to fewer
conduction losses.
B) Light Load condition (Vin = 22 V, Po = 100 W, and D = 0.48)
Figure 10.10 shows the functional current and voltage waveforms of simulated converter
during light loading (Po = 100 W), including the ZVS performance of switches and the
voltage of output diodes VDo1 and VDO2. The soft-switching operation for main and clamp
switches is shown in Figure 10.10 (a) and (b). It is clear that the voltage stress of switches
becomes zero before the gate pulse of related switches is applied.

(a)

(b)

(c)

(d)

Figure 10.10: Simulation results during light loading when P = 100 W, D = 0.45,
Vin = 22 V, and Vo = 400 V. (a) Voltage and current of the main switch; (b) voltage
and current of the clamp switch. (c) voltage of the output diodes VDo1 and VDO2;
and (d) voltage of the output capacitors Vo1–Vo4.

Moreover, confirming the equations given in previous section, the voltage stress of
switches is around 42 V, which is much lower than output voltage (400 V). Therefore,
switches with smaller on-resistance can be used contributing to less conduction losses.
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Figure 10.10(c) illustrates the voltage stress of the output diodes, which is 180 V that is
much lower than the output voltage. From Figure 10.10(d), it can be seen that the voltage
of capacitors is regulated enough with low ripple, implying the selection of the output
capacitors are carried out correctly.
10.5.2 Experimental Results
In this section, the experimental results of implemented prototype with the specifications
given in Table 10.2 are demonstrated. A photo of prototype converter is presented in Figure
10.11. The results demonstrating the performance of converter at full-load condition are
shown in Figure 10.12. The gate pulse of switches is given in Figure 10.12(a), implying
the driver circuit is effectively generating the signals for GaN switches. Moreover, it can
be observed that there is no ringing in the gate-pulse; thus, a false turn-on or turn-off is
avoided. Figure 10.12(b) demonstrates the current of boost inductor LB and the current of
leakage inductor Lk. The input current has a low ripple that proves the validity of equation
given for designing the boost inductor.

Figure 10.11: Photo of the implemented prototype.
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(a)

(b)

(c)

(d)

(e)

(f)

Figure 10.12: Experimental results for rated power when Vin = 20 V, D = 0.65,
and Pout = 1000 W. (a) Gate-source voltage of switches SM and SC; (b) the voltage
of output capacitors; (c) the current of boost inductor and leakage inductor, and
gate pulse of main switch; (d) gate-source and drain-source voltage of switch SM;
(e) gate-source and drain-source voltage of switch SC; and (f) the voltage and
current of output diodes Do1 and Do2.
Regarding the impact of current ripple on the efficiency and lifetime of PV source, the
proposed topology can be a perfect candidate for power conversion in the PV-based DC
microgrid. The voltage of output capacitors and input voltage are shown in Figure 10.12
(c). It is apparent from this figure that the voltage ripple of capacitors is in the acceptable
range. Figure 10.12 (d) and (e) show the drain-source voltage and current of switches SM
and SC, respectively. The turn-on instant clearly indicates that the voltage across switch
becomes zero before the gate pulse of switch is applied, implying ZVS is achieved. This
can lead to a considerable improvement in the efficiency of converter since the switching
loss is the main contributor to the loss of the high step-up converters. Moreover, the voltage
stress across the switches are confined properly by adopting an active-clamp configuration.
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The voltage stress and the current of output diodes Do1 and Do2 are presented in Figure
10.12 (f).

(a)

(b)

(c)

(d)

Figure 10.13: Experimental results for half load power when Vin = 30 V, D = 0.
5, and Pout = 500 W. (a) Gate-source voltage of switches SM and SC, and output
voltage Vo; (b) gate-source and drain-source voltage of switch SM; (c) gate-source
and drain-source voltage of switch SC; and (d) the voltage and current of output
diodes Do1 and Do2.
It is clear that the falling slope of diodes current is controlled by the leakage inductance;
consequently, the turn-off loss of the diodes is reduced. Since the soft-switching realization
at light load is critical for high step-up converters, the performance of converter at half of
rated power is investigated. Figure 10.13 shows the results for a test done at half load (Po
= 500 W). Figure 10.13(a) demonstrates the gate pulse of switches SM and SC, and the
output voltage Vo. It indicates that the duty cycle (D) of main switch is equal to 0.5, which
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confirms the equation (31). The drain-source voltage and current of switches SM and SC are
illustrated in Figure 10.13 (b) and (c), respectively.
The turn-on instant clearly indicates that the voltage across the switch becomes zero before
the gate pulse of switch is applied. This means ZVS is obtained for this loading condition,
which can greatly lead to improvement in the efficiency of converter since the switching
loss is responsible for major losses of the high step-up converters, especially at light load.
Figure 13d shows the voltage and currents flowing through the output diodes IDo1 and IDo2.
This figure reveals that the current of the diodes is controlled by the leakage inductance of
the transformers; thus, the overlap between the voltage and current during turn-off process
can be reduced. Figure 10.14 exhibits the measured and calculated efficiency using the
equations given in Section 2.9. From Figure 10.14, the theoretical and measured
efficiencies at full-load situation are 96.3% and 96.7%, respectively. It is noteworthy to
mention that the maximum efficiencies achieved at an output power of 600 W are 97.3%
and 97.1%, associated with the theoretical and measurement, respectively.

Figure 10.14: Calculated and measured efficiency versus output power.
10.6

Conclusions

A soft-switched high step-up DC/DC converter based on the dual half-bridge circuit is
proposed in this chapter. Presenting a high voltage gain, as well as the soft-switching
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performance for a wide range of input voltage and output power, the proposed converter is
an excellent candidate for a DC/DC converter as the front-end of the inverter in DC
microgrid applications. The voltage multiplier concept and dual half-bridge are combined
at the output stage to increase the voltage gain and reduce the voltage stress across the
switches and diodes. To suppress the voltage ringing resulting from the leakage inductance
of transformers, the active-clamp circuit is adopted, thus, switches with lower rated voltage
can be used. To minimize the voltage stress of output capacitors, the symmetrical voltage
multiplier is implemented at the rectifier stage that can ensure the voltage distribution
evenly among output diodes. Furthermore, this stage increases the voltage gain by
recycling the leakage energy to the output capacitors as well. The voltage stress of
switches. A comparison is carried out to show the effectiveness of the proposed topology
compared to state-of-the-art converters for EV applications. A 1-kW laboratory prototype
of the proposed converter is implemented using GaN E-HEMTs and SiC Schottky diodes
to validate the theoretical analysis.
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Chapter 11 Family of Modular Single-Stage Quasi-Resonant Inverters
11.1

Introduction

DC/AC inverters play an important role in the integration of the energy storage and
renewable energy resources, hybrid DC/AC inverter for home applications, AC motor
drives, electric vehicle, wherein the efficiency and power density are the vital design
criteria. Up to now, voltage source inverter (VSI) and current source inverter (CSI) were
the most common inverters for various applications; however, in the last few years, we
have witnessed a progressively rapid pace of change, principally because of advent of ZSource inverters. Generally, to supply the loads which need higher AC voltage, a DC/DC
converter followed by a DC/AC inverter is employed, in which a bulky 60-Hz transformer
is used that result in low power density. A high step-up DC/DC converter with highfrequency transformer is the second approach to reduce the size of the system. Using a
high-frequency transformer in the DC/AC stage, known as high-frequency link (HFL)
converters, is the third common architecture. However, the number of switches in such
HFL converters is high leading to complex control circuitry. The advances in single-stage
inverters, coupled with the new control technique, have the potential to give rise to a new
generation of high-efficiency converters with high power density. The Modular QuasiResonant Inverters (MQRIs) provide high voltage gain for input source without utilizing
any transformer, resulting in higher power density and higher efficiency. In the proposed
family of MQRIs, a resonant circuit is employed not only to achieve soft switching for all
switches but to limit the inrush current during start-up. Indeed, the resonant circuit operates
like a series resonant tank but controlled by a simple pulse width modulation (PWM). So,

283

the proposed converters can handle the complexity of frequency modulation (FM).
Moreover, because of using active-clamp configuration, the voltage stress of switches are
confined; consequently, switches with small on-resistance RDS(on) can be used leading to
increase in the efficiency.
11.2

Examples of the existing inverters

11.2.1 Three-phase Voltage Source Inverter (VSI)
As shown in Figure 11.1 (a), consisting of six switches (like MOSFETs or IGBTs) that
form three legs, VSI is very simple and is used in uninterruptible power supply (UPS),
electronic frequency, and adjustable speed drives, and so on. The voltage of three-phase
VSI generally have the same magnitude and frequency but their phases are 120◦ apart. Any
false turn-on in each leg caused either by purpose or by EMI can make the shoot-through
problem that would destroy the device. Meanwhile, the magnitude of output AC voltage is
limited by the voltage level of DC source. A boost converter should be added to VSI for
applications with low and unregulated input voltage, therefore, to enhance the magnitude
of DC voltage.
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(a)
(b)
Figure 11.1: schematic of Three-phase voltage source inverter. (a) buck VSI. (b) bidirectional boost VSI
11.2.2 Three-phase Z-Source Inverter (ZSI)
ZSI employs an impedance network to overcome the limitations of the conventional VSI
converter which can either increase or decrease the input voltage. In other words, ZSI is a

284

buck-boost converter that can provide unique features in terms of having a wide range of
output ac voltage. Furthermore, the shoot-through state is a fascinating characteristic of
ZSI paving the way to realize the buck-boost performance. Figure 11.2(a) and Figure
11.2(b) show the unidirectional and bi-directional ZSI, respectively. Quasi-ZSI (qZSI) is a
new version of ZSI which draws a continuous constant current from DC source, a vital
feature to tackle with the problem of using large electrolytic capacitor in VSI. Moreover,
it can handle a wide range of DC voltage as a result of buck-boost operation. Using
components with lower ratings and reducing the stress of the source are the other advantage
of qZSI. Figure 11.2(c) and Figure 11.2(d) demonstrates the schematic of unidirectional
and bi-directional qZSI, respectively.
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Figure 11.2: Schematic of three-phase Z-source inverter. (a) unidirectional ZSI. (b) bidirectional qZSI. (c) unidirectional qZSI. (d) bi-directional qZSI.
11.2.3 Three-phase Split-Source Inverter (SSI)
The Split-Source Inverter is derived based on the combination of three-phase SI and a
conventional boost converter. It uses less number of passive components in comparison to
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Vb

the ZSI. SSI utilizes the same modulation technique used in VSI, compared with ZSI that
need an extra switching state. Having a filter inductor in the DC side, SSI also draws a
continuous input current. Unidirectional and bi-directional SSI are shown in Figure 11.3(a)
and Figure 11.3(b), respectively.
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Figure 11.3: Schematic of three-phase split source inverter. (a) unidirectional SSI. (b) bidirectional SSI.
11.3

The proposed Family of MQRIs

The proposed family of MQRIs is combined of half-bridge buck-boost modules to generate
the high-voltage from the distributed energy resources such as PV and FC which are low,
unregulated voltage sources. The modules are connected in parallel in the input side and
differential-mode in the output side such that a one-phase and three-phase sinusoidal wave
can be generated from two and three modules, respectively. To extend the voltage gain and
reduce the voltage stress of switches, modules are placed in the cascaded configuration so
that the output voltage is distributed equally across switches. Besides the cascaded
configuration, the active-clamp structure limits the voltage stress across switches; thus, the
switches with low rated-voltage and low on-resistance RDS(ON) can be employed. The
switching loss is the major factor for losses in the inverters, which can be alleviated by
realizing the soft-switching performance. A resonant tank is utilized to shape the current
and voltage waveforms so that the soft-switching operation can be achieved. Meanwhile,
the big difference with respect to the conventional resonant inverters is that the control
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technique is the conventional PWM which is very simple compared to FM. In fact, the
advantages of resonant circuits in terms of soft-switching realization for wide load range
is attained without using FM technique.
11.4

The Proposed Family of Single-Stage Quasi-Resonant Inverters Design

Directions
The concept of differential mode inverter stems from connecting dc/dc converters to
generate an ac output. This method was introduced initially for synthesizing a single-phase
inverter from differentially connected two bi-directional dc/dc converters [240].
Adding a dc offset is necessary in such a way that the output of each converter is either
positive (non-inverting converters) or negative (inverting converters). An example of a
single-phase buck-boost inverter is shown in Figure 11.5(a). The output of each converter
is depicted by (1), and (2), and the differential output is depicted in (3).
Since this family of inverters are appropriate for high-density applications, such as
renewable energy resources, their switching frequency is very high, more than 50 kHz; so,
they should be implemented by GaN or Silicon Carbide (SiC) MOSFETs. However,
regarding the small on-resistance R DS(ON) of GaN switches, they are superb candidates for
the distributed energy resources applications.
11.5

Application Examples Using the Proposed MQRI

A family of single-stage quasi-resonant inverters is proposed which has a generalized
structure- parallel connection of modules in the DC-side and the differential connection of
modules in the AC-side. Based on the voltage and current level of DC-source, the members
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of the proposed family of inverter can be categorized into a single-phase boost MQRI, a
single-phase buck MQRI, and a three-phase boost MQRI.
11.5.1 Single-Phase Boost MQRI
A single-phase three-level boost MQRI can be synthesized with two units, wherein a source
is connected as VDC to the low-voltage side, and the load is connected as VAC to the highvoltage side. Figure 11.4 shows a single-stage single-phase boost inverter.
The proposed inverter can be used for producing ac voltage from the renewable energy
resources. As an example, a solar panel is connected to the input side of the inverter which
includes two modules, as shown in Figure 11.5. In this application, a high voltage gain is
the major requirement; so, a greater number of modules can be added to the proposed
inverter to enhance the voltage gain ratio. For applications that input current is high and
the input current ripple impact the performance of the system, such as Fuel-Cell (FC), the
interleaved configuration can be utilized. Figure 11.6 shows an inverter used for FC
applications. In some applications, isolation is a vital characteristic regarding the EMI
issue. As shown in Figure 11.7, the proposed single-stage inverter can provide isolation to
have different grounds in the input and output of the system. To provide more step-up ratio,
the built-in transformer topology can be merged into the proposed MQRIs, shown in Figure
11. 8. Besides enhancing the voltage gain, the coupled inductor acts like a filter in the DCside to reduce the current ripple. The leakage inductance of coupled-inductor can be used
in combination with capacitor to form a resonant circuit resulting in soft-switching
performance of switches.
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11.5.2 Single-Phase Buck MQRI
Figure 11.9 shows a single-stage single-phase inverter for buck-mode operation, a source
is connected as VDC to the high-voltage side and the load is connected as VAC to the lowvoltage side, in which the output ac voltage is lower than the input dc voltage.
11.5.3 Three-Phase Boost MQRI
In Figure 11.10, a three-phase boost MQRI consisting of three single-stage quasi-resonant
modules is shown, in which a source is connected as VDC to the low-voltage side, and the
load is connected as VAC to the high-voltage side. Three single-stage quasi-resonant
modules are connected in the differential mode
11.6
•

Advantages of The Proposed Single-Stage Quasi-Resonant Inverter

Both modularity and the active clamp structure of proposed inverter reduce the
voltage stress of switches; so, the switches with smaller on-resistance R DS(ON) can
be used, resulting in the conduction loss decreases.

•

The resonant circuit paves the way for realizing the soft-switching performance
which considerably reduces the switching loss in terms of turn-on and turn-off
losses.

•

The flexibility of proposed inverter allows the designer to configure it for various
application with different characteristics, such as high output voltage, low input
current ripple, and so forth.

•

The specific connection of modules removes the need for an output filter,
improving the power density.

•

The high voltage gain is achieved without using any transformer, contributing to
increase in both power density and efficiency.
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11.7

Experimental Results

In this section, a single-phase buck version of MQRI inverter using two modular units
is investigated experimentally. Figure 11.9 shows the circuit schematic, which is composed
of 8 switches, two resonant inductors, two filter inductors and input and output filter
capacitors. The specification of test setup is given in Table 11.1. The laboratory setup is
shown in Figure 11.11(a), in which the GaN switches GS66508T from GaN Systems Inc.
are employed, which has the nominal drain-source voltage of 650 V and current ratings of
30A. It is noteworthy to mention that the drain-source resistance of these switches (RDS(on))
are 50 mΩ. In this setup, a TMS320F28377S digital signal controller is utilized to generate
PWM pulses with desired switching frequency of 100 kHz.
The experimental results of the prototype are shown in Figure 11.8(b) and Figure 11.8(c).
While the inverter is operating in the buck mode, as the input voltage (𝑉𝑖𝑛 ) from the power
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supply is equal to 90 V, the generated differential output is shown in Figure 11.11(b), with
a positive peak voltage of 45 V, a negative peak voltage of -45 V, and a frequency of 190
Hz. The output voltage of each unit is shown in Figure 11.8(c).

Table 11.1: The laboratory Setup specification
Parameters

(a)

Values

𝑉𝑠𝑜𝑢𝑟𝑐𝑒

190 Vpk

𝑓𝑠𝑖𝑛𝑒_𝑤𝑎𝑣𝑒

190 Hz

𝐿𝑜𝑎𝑑

10 Ω

𝑓𝑠

100 kHz

(b)

(c)

Figure 11.11: The experimental results. (a) the setup. (b) Differential-mode output
voltage of the inverter. (c) Output voltage of each converter.

11.8

Conclusion

In this chapter a family of modular quasi-resonant inverters combined of half-bridge
buck-boost modules is presented. To extend the voltage gain and reduce the voltage stress
of switches, modules are placed in the cascaded configuration so that the output voltage is
distributed equally across switches. Moreover, the active-clamp structure limits the voltage
stress across switches; thus, the switches with low rated-voltage and low on-resistance
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RDS(ON) can be employed. The switching loss can be alleviated by realizing the softswitching performance, which is implemented by a resonant tank. Also, the advantages of
resonant circuits in terms of soft-switching realization for wide load range is attained
without using frequency modulation.
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Chapter 12 Conclusions and Future Work
12.1

Conclusions

In this dissertation, various techniques have been introduced to improve the efficiency
and power density of the power electronics converters to employ them for different MVDC
applications, such ship power system, electric vehicle powertrain, MVDC-based power
grid and so on. WBG devices have been used that help to achieve these goals since they
have small on-resistance, output capacitance, gate-charge, and footprint compared to their
Si counterparts. Moreover, the capability to work in higher switching frequency paves the
way for utilizing smaller passive components; therefore, it can improve the power density
considerably.
Firstly, an extendable isolated bipolar dc-dc converter is proposed for MVDC
distribution system in marine vessels, which is derived from the conventional half-bridge
circuit. The active clamp circuit is adopted in the proposed converter not only to limit the
voltage stress of switches but also to provide the soft-switching performance. The voltage
conversion ratio is improved considerably due to employing the diode-capacitor cells.
Since the short circuit fault is inevitable in the ship power system, the proposed converter
can protect the system by isolating the battery side from DC-bus.
Furthermore, a family of TPTLC for hybridizing of renewable energy sources is
introduced which features simple topology, low voltage stress across switches, and ZVS
performance for wide load variation. It also inherits the salient advantages of the
conventional ABHB converter in terms of the lower number of components, small size,
and weight. The proposed stacked TPTLC is taken as an example to investigate the
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correctness of the proposed concept, which has different operation scenarios based on the
output power of FC and the state of the charge of battery. In the stacked TPTLC, a high
voltage gain is achieved without using the transformer, which results in significantly
reduced cost and size of the system. The RMS current of inductance and the boundary
condition of the phase-shift controller in different operation scenarios are analyzed to find
the low-conduction-loss operation mode. A control system comprised of PWM and phaseshift controlled algorithm is proposed, which provides a solution to simultaneously regulate
the voltage of different ports and control the power flowing between ports.
Also, a modular, quasi-resonant bidirectional dc/dc converter has been presented as an
interface between the battery and high-voltage bus in EV system. Analysis of the
experimental results show the following: 1) the voltage stress of switches is reduced in
proportion to the number of modules; so, switches with lower drain-source resistance can
be used. 2) A resonant circuit is formed that enables the soft-switching performance even
under light load condition. 3) Modularity of proposed topology helps the designer to
employ the modules in such a way that different needs of various applications can be met.
4) Due to the small package, zero reverse-recovery, fast switching speed, and small gate
charge, use of GaN switches brings about reduction in the losses and the size of the
converter.
To improve the power density, a steep-gain interleaved bidirectional DC-DC converter
with intrinsic voltage-quadrupler and reduced total switch stress has been proposed.
Charging the capacitors in parallel and then delivering the energy through different paths
during the discharging process is the operating principle of SGIBC in forward mode to
achieve high voltage conversion ratio. On the other hand, in backward mode, the switched
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capacitors are charged in series and discharged in parallel, which provides a high stepdown gain. Due to the capacitive voltage divider, the voltage stress across the switches
becomes smaller, which facilitates employing lower voltage rating switches. Consequently,
a significant reduction in switching and conduction losses is realized. Moreover, the
proposed converter possesses the built-in equal current sharing feature without adopting
extra circuitry. Therefore, the proposed topology is appropriate for applications demanding
bidirectional power flow with a wide voltage range, such as interfacing the UC with the dc
bus in EV systems.
Additionally, magnetic integration is another solution to improve the power density, which
offers a high voltage gain. The circuit integrates two coupled inductors and switchedcapacitor circuit so as to improve the power density, which is suitable for applications
demanding high voltage conversion ratio such as for FC-based HEV systems. To absorb
the voltage spike across the switches and recycle the leakage energy to the load, a
promising integrated regenerative snubber circuit is adopted. Compared to the other HSUC,
the salient advantages of proposed topology are high voltage gain, small input current
ripple, low voltage stress across the semiconductors, and built-in automatic current sharing.
ZVS performance of switches, along with ZCS operation of diodes, paves the way for
improving the efficiency of the proposed converter. As the asymmetrical pulse-widthmodulation is used as a control technique, there is no complexity added to the control
technique. As the diodes current is controlled by the leakage inductance, the reverse
recovery problem is alleviated, and EMI noise is restrained as well.
For micro-grid application, a soft-switched high step-up DC/DC converter based on the
dual half-bridge circuit is proposed. Presenting a high voltage gain, as well as the soft-
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switching performance for a wide range of input voltage and output power, the proposed
converter is an excellent candidate for a DC/DC converter as the front-end of the inverter
in DC microgrid applications. The voltage multiplier concept and dual half-bridge are
combined at the output stage to increase the voltage gain and reduce the voltage stress
across the switches and diodes. To suppress the voltage ringing resulting from the leakage
inductance of transformers, the active-clamp circuit is adopted, thus, switches with lower
rated voltage can be used. To minimize the voltage stress of output capacitors, the
symmetrical voltage multiplier is implemented at the rectifier stage that can ensure the
voltage distribution evenly among output diodes. Furthermore, this stage increases the
voltage gain by recycling the leakage energy to the output capacitors as well.
Finally, a family of modular quasi-resonant inverters combined of half-bridge buck-boost
modules is presented. To extend the voltage gain and reduce the voltage stress of switches,
modules are placed in the cascaded configuration so that the output voltage is distributed
equally across switches. Moreover, the active-clamp structure limits the voltage stress
across switches; thus, the switches with low rated-voltage and low on-resistance RDS(ON)
can be employed. The switching loss can be alleviated by realizing the soft-switching
performance, which is implemented by a resonant tank. Also, the advantages of resonant
circuits in terms of soft-switching realization for wide load range is attained without using
frequency modulation.
12.2

Recommendations for Future Work

The aim of this dissertation was to study the different techniques to improve the
efficiency and power density of power converters and propose new modular topologies
using WBG semiconductors, such as GaN and SiC MOSFETs. Despite the ideas and
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solutions in this dissertation and the influx of research activities on the topic of using WBG
devices in high voltage dc-dc systems in recent years, a number of interesting questions
are yet to be addressed properly and comprehensively.
Even though GaN devices provide high efficiency power conversion, their reliability is
the major concern for different applications, which is the main weakness of this study.
Further works needs to be carried out to improve the reliability of the power electronics
circuit using WBG devices. Additionally, further research should be undertaken to
concentrate on the improving the thermal performance of these systems especially in harsh
working environments. Understanding the thermal performance of integrated circuits has
always been essential to avoid the overheating that can cause system malfunctions. The
miniaturization of electronic systems that produces a lot of heat make the role of thermal
analysis principal as a tool to provide the desired performance and reliability of circuit.
An important issue to resolve for future studies is the electromagnetic interference (EMI)
performance of WBG-based circuits as their fast switching speed and the ability to operate
at high frequencies brought new challenges. Future studies on the current topic are
therefore required, including WBG devices influence on noise sources, noise propagation
paths, EMI reduction techniques, and EMC reliability issues.
Developing an optimization-oriented design approach for extending the modular circuit is
a vital issue for future research. The number of boost half-bridge modules and the input
current ripple need to be selected based on a trade-off between the converter efficiency and
cost. A high number of modules lead to further reduction in the input current ripple, as well
as extended power level However, more inductors, switches, capacitors, and driving
circuitry are required, which results in higher cost.

300

List of References
[1]

K. Thirugnanam, S. K. Kerk, C. Yuen, N. Liu, and M. Zhang, “Energy Management
for Renewable Microgrid in Reducing Diesel Generators Usage With Multiple
Types of Battery,” IEEE Trans. Ind. Electron., vol. 65, no. 8, pp. 6772 – 6786, Aug.
2018.

[2]

S. Dasgupta, S. N. Mohan, S. K. Sahoo, and S. K. Panda, “Application of FourSwitch-Based Three-Phase Grid-Connected Inverter to Connect Renewable Energy
Source to a Generalized Unbalanced Microgrid System,” IEEE Trans. Ind.
Electron., vol. 60, no. 3, pp. 1204 - 1215, Mar. 2013.

[3]

S. S. Refaat, H. Abu-Rub, A. P. Sanfilippo, and A. Mohamed, “Impact of grid-tied
large-scale photovoltaic system on dynamic voltage stability of electric power
grids,” IET Ren. Pow. Gen., vol. 12, no. 2, pp. 157 - 164, Feb. 2018.

[4]

M. Bragard, N. Soltau, S. Thomas, and R. W. Doncker, “The Balance of Renewable
Sources and User Demands in Grids: Power Electronics for Modular Battery Energy
Storage Systems,” IEEE Trans. Pow. Electron., vol. 25, no. 12, pp. 3049 - 3056,
Dec. 2010.

[5]

J. Pegueroles-Queralt, F. Bianchi, and O. Gomis-Bellmunt, “A Power Smoothing
System Based on Supercapacitors for Renewable Distributed Generation,” IEEE
Trans. Ind. Electron., vol. 62, no. 1, pp. 343 - 350, Jan. 2015.

[6]

A. T. Langerudy, A. Mariscotti, and M. A. Abolhassani, “Power Quality
Conditioning in Railway Electrification: A Comparative Study,” IEEE Trans. Veh.
Tech., vol. 66, no. 8, pp. 6653 - 6662, Aug. 2017.

[7]

F. D. Kanellos, “Optimal power management with ghg emissions limitation in allelectric ship power systems comprising energy storage systems,” IEEE Trans.
Power Sys., vol. 29, pp. 330–339, Jan. 2014.

[8]

E. Skjong, E. Rodskar, M. Molinas, T. A. Johansen and J. Cunningham, “The marine
vessel’s electrical power system: from its birth to present day,” Proceedings of
the IEEE, vol. 103, no. 12, pp. 2410-2424, Dec. 2015.

[9]

A. Aghazadeh, M. Jafari, N. Khodabakhshi-Javinani, H. Nafisi and H. Jabbari
Namvar, "Introduction and Advantage of Space Opposite Vectors Modulation
Utilized in Dual Two-level Inverters with Isolated DC Sources," IEEE Trans. Ind.
Electron., vol. 66, no.10, pp. 7581-7592, Oct. 2019.

301

[10] C. Su, K. Lin and C. Chen, "Power Flow and Generator-Converter Schemes Studies
in Ship MVDC Distribution Systems," in IEEE Transactions on Industry
Applications, vol. 52, no. 1, pp. 50-59, Jan.-Feb. 2016.
[11] S. Rahman, M. Moghaddami, A. I. Sarwat, T. Olowu and M. Jafaritalarposhti,
"Flicker
Estimation
Associated
with
PV
Integrated
Distribution
Network," SoutheastCon 2018, St. Petersburg, FL, 2018, pp. 1-6.
[12] A. Ahmadi, M.S. Masouleh, M. Janghorbani, N.Y. G. Manjili, A.M. Sharaf, and A.
E. Nezhad, “Short term multi-objective hydrothermal scheduling,” Electr Power
Syst Res, 121, pp. 357-367, Apr. 2015.
[13] R. R. Chan, L. Chua and T. Tjahjowidodo, “Enabling technologies for sustainable
all – electric hybrid vessels,” Proc. IEEE Int. Conf. Sustainable Energy Technol.,
Nov. 14-16, 2016, pp. 401-406.
[14] Y. Khersonsky, N. Hingorani, and K. Peterson, “IEEE electric ship technologies
initiative,” IEEE Ind. Appl. Mag., vol. 17, vo. 1, pp. 65–73, Jan./Feb. 2011.
[15] J. A. Momoh, S. S. Kaddah, and W. Salawu, “Security assessment of DC zonal
naval-ship power system,” Proc. IEEE PES Large Eng. Syst. Conf., 2001, pp. 206–
212.
[16] M. B. Ferrera, S. P. Litrán, E. Durán Aranda and J. M. Andújar Márquez, “A
converter for bipolar dc link based on sepic-cuk combination,” IEEE Trans. Power
Electron., vol. 30, no. 12, pp. 6483-6487, Dec. 2015.
[17] H. Moradisizkoohi, N. Elsayad, M. Shojaie and O. A. Mohammed, " PWM Plus
Phase-Shift-Modulated Three-Port Three-Level Soft-Switching Converter Using
GaN Switches for Photovoltaic Applications," IEEE J. Emerg. Sel. Topics Power
Elec., vol. 7, no. 2, pp. 636-652, June 2019.
[18] Y. Zhang, X. F. Cheng, C. Yin, and S. Cheng, “Analysis and Research of a SoftSwitching Bidirectional DC–DC Converter Without Auxiliary Switches,” IEEE
Trans. Ind. Electron., vol. 65, no. 2, pp. 1196 - 1204, Aug. 2017.
[19] M. Mohammadi, J. Milimonfared, M. R. M. Behbahani, J. S. Moghani and H.
Moradi, "A double-input DC-DC converter for hybrid supply systems," The 6th
Power Electronics, Drive Systems & Technologies Conference (PEDSTC2015),
Tehran, 2015, pp. 29-34.

302

[20] M. Kwon, J. Park and S. Choi, “A Bidirectional Three-Phase Push–Pull Converter
With Dual Asymmetrical PWM Method,” IEEE Trans. Power Electron., vol. 31, no.
3, pp. 1887-1895, Mar. 2016.
[21] Q. Wu, Q. Wang, J. Xu, H. Li and L. Xiao, "A High-Efficiency Step-Up CurrentFed Push–Pull Quasi-Resonant Converter With Fewer Components for Fuel Cell
Application," IEEE Trans. Ind. Elec., vol. 64, no. 8, pp. 6639-6648, Aug. 2017.
[22] H. Moradisizkoohi, N. Elsayad and O. A. Mohammed, "A Family of Three-Port
Three-Level Converter Based on Asymmetrical Bidirectional Half-Bridge Topology
for Fuel-Cell Electric Vehicle Applications," IEEE Trans. Power Electron., 2019,
doi: 10.1109/TPEL.2019.2908130.
[23] I S. Dusmez, a. Hasanzadeh and a. Khaligh, "Comparative Analysis of Bidirectional
Three-level DC–DC Converter for Automotive Applications," IEEE Trans. Ind.
Elec., vol. 62, no. 5, pp. 3305-3315, may 2015.
[24] D. Karwatzki and A. Mertens, "Generalized Control Approach for a Class of
Modular Multilevel Converter Topologies," IEEE Trans. Power Electron., vol. 33,
no. 4, pp. 2888-2900, April 2018.
[25] E. C. Mathew, M. B. Ghat and A. Shukla, "A Generalized Cross-Connected
Submodule Structure for Hybrid Multilevel Converters," IEEE Trans. Industry App.,
vol. 52, no. 4, pp. 3159-3170, July-Aug. 2016.
[26] Z. Bai and Z. Zhang, "Conformation of Multilevel Current Source Converter
Topologies Using the Duality Principle," IEEE Trans. Power Electron., vol. 23, no.
5, pp. 2260-2267, Sept. 2008.
[27] H. Moradisizkoohi and O. A. Mohammed, "A quasi-resonant bi-directional buckboost converter for Electric Vehicle applications," 2017 IEEE Transportation
Electrification Conference and Expo (ITEC), Chicago, IL, 2017, pp. 621-625.
[28] J. Zeng, W. Qiao, and L. Qu, “An Isolated Three-Port Bidirectional DC-DC
Converter for Photovoltaic Systems With Energy Storage,” IEEE Trans. Ind. Appl.,
vol. 51, no. 4, pp. 3493–3503, July-Aug. 2015.
[29] N. Elsayad, H. Moradisizkoohi and O. A. Mohammed, "A Single-Switch
Transformerless DC--DC Converter With Universal Input Voltage for Fuel Cell
Vehicles: Analysis and Design," IEEE Trans.Veh. Tech., vol. 68, no. 5, pp. 4537–
4549, May. 2019.

303

[30] R. Gules, W. M. Dos Santos, F. A. Dos Reis, E. F. R. Romaneli, and A. A. Badin,
“A modified SEPIC converter with high static gain for renewable applications,”
IEEE Trans. Power Electron., vol. 29, no. 11, pp. 5860–5871, Nov. 2014.
[31] F. Wu, X. Li, F. Feng, and H. Gooi, “Multi-Topology Mode Grid-Connected
Inverter to Improve Comprehensive Performance of Renewable Energy Source
Generation System,” IEEE Trans. Power Electron., vol. 32, no. 5, pp. 3623–3633,
May 2017.
[32] D. Yang, M. Yang, and X. Ruan, “One-cycle control for a double-input DC/DC
converter,” IEEE Trans. Power Electron., vol. 27, no. 11, pp. 4646–4655, Nov. 2012.
[33] F. Locment, M. Sechilariu and I. Houssamo, “DC Load and Batteries Control
Limitations for Photovoltaic Systems. Experimental Validation,” IEEE Trans.
Power Electron., vol. 27, no. 9, pp. 4030-4038, Sept. 2012.
[34] M. Qiang, X. Zhen-lin, and W. Wei-Yang, “A novel multi-port DC-DC converter
for hybrid renewable energy distributed generation systems connected to power
grid,” in Proc. IEEE Int. Conf. Ind. Technol., pp. 1–5, 2008.
[35] M. Uno, R. Oyama, and K. Sugiyama, “Partially-Isolated Single-Magnetic MultiPort Converter Based on Integration of Series-Resonant Converter and Bidirectional
PWM Converter,” IEEE Trans. Power Electron., vol. 33, no. 11, pp. 9575–9587,
Nov. 2018.
[36] F. Kardan, R. Alizadeh, and M. R. Banaei, “A New Three Input DC/DC Converter
for Hybrid PV/FC/Battery Applications,” IEEE J. Emerg. Sel. Top. Power Electron.,
vol. 5, no. 4, pp. 1771–1778, Dec. 2017.
[37] L. Wang, Z. Wang, and H. Li, “Asymmetrical duty cycle control and decoupled
power flow design of a three-port bidirectional DC-DC converter for fuel cell
vehicle application,” IEEE Trans. Power Electron., vol. 27, no. 2, pp. 891–904, Feb.
2012.
[38] R. R. Ahrabi, H. Ardi, M. Elmi and A. Ajami, “A Novel Step-Up Multiinput DC–
DC Converter for Hybrid Electric Vehicles Application,” IEEE Trans. Power
Electron., vol. 32, no. 5, pp. 35493–3561, May 2017.
[39] J. L. Duarte, M. Hendrix, and M. G. Simões, “Three-port bidirectional converter for
hybrid fuel cell systems,” IEEE Trans.Power Electron., vol. 22, no. 2, pp. 480–487,
Mar. 2007.
[40] V. N. S. R. Jakka, A. Shukla and G. D. Demetriades, "Dual-Transformer-Based
Asymmetrical Triple-Port Active Bridge (DT-ATAB) Isolated DC–DC Converter,"
IEEE Trans. Ind. Electron, vol. 64, no. 6, pp. 4549-4560, June 2017.

304

[41] G. J. Su, and L. Tang, “A Multiphase, Modular, Bidirectional, Triple-Voltage DC–
DC Converter for Hybrid and Fuel Cell Vehicle Power Systems,” IEEE Trans.
Power Electron., vol. 23, no. 6, pp. 3035–3046, Nov. 2008.
[42] A. Nahavandi, M. T. Hagh, M. B. B. Sharifian and S. Danyali, “A Nonisolated
Multiinput Multioutput DC–DC Boost Converter for Electric Vehicle Applications,”
IEEE Trans.Power Electron., vol. 30, no. 4, pp. 1818-1835, April 2015.
[43] H. Wu, K. Sun, S. Ding and Y. Xing, “Topology Derivation of Nonisolated ThreePort DC–DC Converters From DIC and DOC,” IEEE Trans.Power Electron.,vol. 28,
no. 7, pp. 3297-3307, July 2013.
[44] W. Li, H. Wu, H. Yu, and X. He, “Isolated winding-coupled bidirectional ZVS
converter with PWM plus phase-shift (PPS) control strategy,” IEEE Trans. Power
Electron., vol. 26, no. 12, pp. 3560–3570, Dec. 2011.
[45] W. Li, C. Xu, H. Luo, Y. Hu, X He, and C. Xia, “Decoupling-Controlled Triport
Composited DC/DC Converter for Multiple Energy Interface,” IEEE Trans. Ind.
Electron., vol. 62, no. 7, pp. 4504–4513, Jul. 2015.
[46] M. C. Mira, Z. Zhang, A. Knott, and M. A. E. Andersen, “Analysis, Design,
Modeling, and Control of an Interleaved-Boost Full-Bridge Three-Port Converter
for Hybrid Renewable Energy Systems,” IEEE Trans. Power Electron., vol. 32, no.
2, pp. 1138–1155, Feb. 2017.
[47] H. Zhu, D. Zhang, B. Zhang and Z. Zhou, "A Nonisolated Three-Port DC–DC
Converter and Three-Domain Control Method for PV-Battery Power Systems,"
IEEE Trans. Ind. Electron, vol. 62, no. 8, pp. 4937-4947, Aug. 2015.
[48] Y. Hu, W. Xiao, W. Cao, B. Ji and D. J. Morrow, “Three-Port DC–DC Converter
for Stand-Alone Photovoltaic Systems,” IEEE Trans. Power Electron., vol. 30, no.
6, pp. 3068-3076, June 2015.
[49] H. Krishnaswami and N. Mohan, “Three-port series-resonant DC-DC converter to
interface renewable energy sources with bidirectional load and energy storage
ports,” IEEE Trans. Power Electron., vol. 24, no. 10, pp. 2289–2297, Oct. 2009.
[50] N. Shafiei, M. Pahlevaninezhad, H. Farzanehfard and S. R. Motahari, “Analysis and
Implementation of a Fixed-Frequency LCLC Resonant Converter With Capacitive
Output Filter,” IEEE Trans. Ind. Electron., vol. 58, no. 10, pp. 4773-4782, Oct.
2011.
[51] R. Beiranvand, M. R. Zolghadri, B. Rashidian and S. M. H. Alavi, “Optimizing the
LLC–LC Resonant Converter Topology for Wide-Output-Voltage and Wide-

305

Output-Load Applications,” IEEE Trans. Power Electron, vol. 26, no. 11, pp. 31923204, Nov. 2011.
[52] W. Li, J. Xiao, Y. Zhao, and X. He, “PWM Plus Phase Angle Shift (PPAS) Control
Scheme for Combined Multiport DC/DC Converters,” IEEE Trans. Power Electron.,
vol. 27, no. 3, pp. 1479–1489, Mar. 2012.
[53] S. Li, K. Xiangli, and K. M. Smedley, “A Control Map for a Bidirectional PWM
Plus Phase-Shift-Modulated Push-Pull DC-DC Converter,” IEEE Trans. Ind.
Electron., vol. 64, no. 11, pp. 8514–8524, Nov. 2017.
[54] M. Kwon, J. Park and S. Choi, “A Bidirectional Three-Phase Push–Pull Converter
With Dual Asymmetrical PWM Method,” IEEE Trans. Power Electron., vol. 31, no.
3, pp. 1887-1895, Mar. 2016.
[55] H. Wu, P. Xu, H. Hu, Z. Zhou, and Y. Xing, “Multiport converters based on
integration of full-bridge and bidirectional DC-DC topologies for renewable
generation systems,” IEEE Trans. Ind. Electron., vol. 61, no. 2, pp. 856–869, Feb.
2014.
[56] F. Guo, L. Fu, X. Zhang, C. Yao, H. Li, and J. Wang, “A Family of Quasi-SwitchedCapacitor Circuit-Based Dual-Input DC/DC Converters for Photovoltaic Systems
Integrated with Battery Energy Storage,” IEEE Trans. Power Electron., vol. 31, no.
12, pp. 8237–8246, Dec. 2016.
[57] A. K. Bhattacharjee, N. Kutkut and I. Batarseh, “Review of Multi Port Converters
for Solar and Energy Storage Integration,” IEEE Trans. Power Electron., to be
published, DOI: 10.1109/TPEL.2018.2830788.
[58] G. Chen et al., “Topology Derivation and Analysis of Integrated Multiple Output
Isolated DC–DC Converters With Stacked Configuration for Low-Cost
Applications,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 64, no. 8, pp. 22072218, Aug. 2017.
[59] [30] H. Shi, X. Xiao, H. Wu, and K. Sun, “Modeling and Decoupled Control of a
Buck-Boost and Stacked Dual Half-Bridge Integrated Bidirectional DC-DC
Converter,” IEEE Trans. Power Electron., vol. 33, no. 4, pp. 3534–3551, 2018.
[60] [31] K. Xiangli, S. Li, and K. M. Smedley, “Decoupled PWM Plus Phase-Shift
Control for a Dual-half-bridge Bidirectional DC-DC Converter,” IEEE Trans. Power
Electron., vol. 33, no. 8, pp. 7203-7213, Aug. 2018.
[61] M. Azizi, M. Mohamadian and R. Beiranvand, “A New Family of Multi-Input
Converters Based on Three Switches Leg,” IEEE Trans. Ind. Electron., vol. 63, no.
11, pp. 6812-6822, Nov. 2016.

306

[62] . Guan, Y. Wang, D. Xu and W. Wang, “A 1 MHz Half-Bridge Resonant DC/DC
Converter Based on GaN FETs and Planar Magnetics,” IEEE Trans. Power
Electron., vol. 32, no. 4, pp. 2876-2891, April 2017.
[63] URL: http://www.micrometals.com/appnotes/appnotedownloads/id4hf.pdf.
[64] Christopher Oliver, “A new core loss model for iron powder core material”
Switching Power Magazine, vol. 3,no. 2, 2002.
[65] S. Dusmez, a. Hasanzadeh and a. Khaligh, "Comparative Analysis of Bidirectional
Three-level Dc–Dc Converter for Automotive Applications," IEEE Trans. Ind.
Electron., vol. 62, no. 5, pp. 3305-3315, may 2015.
[66] A. S. Samosir and a. H. M. Yatim, “Implementation Of Dynamic Evolution Control
Of Bidirectional Dc–Dc Converter For Interfacing Ultracapacitor Energy Storage
To Fuel-Cell System,” IEEE Trans. Ind. Electron., vol. 57, no. 10, pp. 3468–3473,
Oct. 2010.
[67] J. Rodriguez, s. Bernet, p. K. Steimer, and i. E. Lizama, “A Survey On NeutralPoint-Clamped Inverters,” IEEE Trans. Ind. Electron., vol. 57, no. 7, pp. 2219–2230,
Jul. 2010.
[68] M. Ben Smida and f. Ben Ammar, “Modeling and DBC-PSC-PWM control of a
three-phase flying-capacitor stacked multilevel voltage source inverter,” IEEE
Trans. Ind. Electron., vol. 57, no. 7, pp. 2231–2239, Jul. 2010.
[69] M. Malinowski, k. Gopakumar, J. Rodriguez, and m. A. Perez, “A Survey on
Cascaded Multilevel Inverters,” IEEE Trans. Ind. Electron., vol. 57, no. 7, pp. 2197–
2206, Jul. 2010.
[70] H. Sepahvand, J. Liao, M. Ferdowsi, and k. A. Corzine, “capacitor voltage
regulation in single-dc-source cascaded h-bridge multilevel converters using phaseshift modulation,” IEEE trans. Ind. Electron., vol. 60, no. 9, pp. 3619–3626, Sep.
2013.
[71] Z. Shu, n. Ding, j. Chen, h. Zhu, and x. He, “Multilevel SVPWM With Dc-Link
Capacitor Voltage Balancing Control For Diode-Clamped Multilevel Converter
Based Statcom,” IEEE trans. Ind. Electron., vol. 60, no. 5, pp. 1884–1896, may
2013.
[72] I. López et al., "Generalized PWM-Based Method for Multiphase Neutral-PointClamped Converters With Capacitor Voltage Balance Capability," in IEEE
Transactions on Power Electronics, vol. 32, no. 6, pp. 4878-4890, June 2017.

307

[73] H. Wang, L. Kou, Y. F. Liu and P. C. Sen, "A Seven-Switch Five-Level ActiveNeutral-Point-Clamped Converter and Its Optimal Modulation Strategy," in IEEE
Trans. Power Electron, vol. 32, no. 7, pp. 5146-5161, July 2017.
[74] H. Moradi Sizkoohi, J. Milimonfared, M. Taheri and S. Salehi, "High step-up softswitched dual-boost coupled-inductor-based converter integrating multipurpose
coupled inductors with capacitor-diode stages," in IET Power Electronics, vol. 8, no.
9, pp. 1786-1797, 9 2015.
[75] P. J. Grbovic, P. Delarue, P. Le Moigne and P. Bartholomeus, "A Bidirectional
Three-Level DC–DC Converter for the Ultracapacitor Applications," IEEE Trans.
Ind. Electron., vol. 57, no. 10, pp. 3415-3430, Oct. 2010.
[76] X. Zhang, B. Wang, U. Manandhar, H. Beng Gooi and G. Foo, "A Model Predictive
Current Controlled Bidirectional Three-Level DC/DC Converter for Hybrid Energy
Storage System in DC Microgrids," IEEE Trans. Power Electron., vol. 34, no. 5, pp.
4025-4030, May 2019.
[77] K. Thirugnanam, S. K. Kerk, C. Yuen, N. Liu, and M. Zhang, “Energy Management
for Renewable Microgrid in Reducing Diesel Generators Usage With Multiple
Types of Battery,” IEEE Trans. Ind. Electron., vol. 65, no. 8, pp. 6772 – 6786, Aug.
2018.
[78] S. Dasgupta, S. N. Mohan, S. K. Sahoo, and S. K. Panda, “Application of FourSwitch-Based Three-Phase Grid-Connected Inverter to Connect Renewable Energy
Source to a Generalized Unbalanced Microgrid System,” IEEE Trans. Ind. Electron.,
vol. 60, no. 3, pp. 1204 - 1215, Mar. 2013.
[79] Y. Zhang, Q. Liu, Y. Gao, J. Li and M. Sumner, "Hybrid SwitchedCapacitor/Switched-Quasi-Z-Source Bidirectional DC–DC Converter With a Wide
Voltage Gain Range for Hybrid Energy Sources EVs," IEEE Trans. Ind. Electron.,
vol. 66, no. 4, pp. 2680-2690, April 2019.
[80] A. S. Samosir and A. H. M. Yatim, “Implementation of dynamic evolution control
of bidirectional dc–dc converter for interfacing ultracapacitor energy storage to fuelcell system,” IEEE Trans. Ind. Electron., vol. 57, no. 10, pp. 3468–3473, Oct. 2010.
[81] Y. Zhang, X. F. Cheng, C. Yin, and S. Cheng, “Analysis and Research of a SoftSwitching Bidirectional DC–DC Converter Without Auxiliary Switches,” IEEE
Trans. Ind. Electron., vol. 65, no. 2, pp. 1196 - 1204, Aug. 2017.
[82] I. Aharon, A. Kuperman, and D. Shmilovitz, “Analysis of Dual-Carrier Modulator
for Bidirectional Noninverting Buck–Boost Converter,” IEEE Trans. Power
Electron., vol. 30, no. 2, pp. 840 - 848, Feb. 2015.

308

[83] R. H. Ashique and Z. Salam, "A High-Gain, High-Efficiency Nonisolated
Bidirectional DC–DC Converter With Sustained ZVS Operation," IEEE Trans. Ind.
Electron., vol. 65, no. 10, pp. 7829-7840, Oct. 2018.
[84] W. Li, X. Xiang, C. Li, W. Li and X. He, "Interleaved High Step-Up ZVT Converter
With Built-In Transformer Voltage Doubler Cell for Distributed PV Generation
System," IEEE Trans. Power Electron., vol. 28, no. 1, pp. 300-313, Jan. 2013.
[85] M. Kwon, S. Oh, and S. Choi, “High gain soft-switching bidirectional dc–dc
converter for eco-friendly vehicles,” IEEE Trans. Power Electron., vol. 29, no. 4,
pp. 1659–1666, Apr. 2014.
[86] G. Wu, X. Ruan, and Z. Ye, “Nonisolated high step-up dc–dc converters adopting
switched-capacitor cell,” IEEE Trans. Ind. Electron., vol. 62, no. 1, pp. 383–393,
Jan. 2015.
[87] K.-B. Park, G.-W. Moon, and M.-J.Youn, “Nonisolated high step-up boost converter
integrated with Sepic converter,” IEEE Trans. Power Electron., vol. 25, no. 9, pp.
2266–2275, Sep. 2010.
[88] H. Ardi, R. R. Ahrabi, and S. N. Ravadanegh, “Non-isolated bidirectional dc–dc
converter analysis and implementation,” IET Power Electron., vol. 7, pp. 3033–
3044, 2014.
[89] P. Huang, W. Wu, H. Ho, and K. Chen, “Hybrid Buck–Boost Feedforward and
Reduced Average Inductor Current Techniques in Fast Line Transient and HighEfficiency Buck–Boost Converter,” IEEE Trans. Power Electron., vol. 25, no. 3, pp.
719 - 730, Mar. 2010.
[90] K. I. Hwu, and T. J. Peng, “A Novel Buck–Boost Converter Combining KY and
Buck Converters,” IEEE Trans. Power Electron., vol. 27, no. 5, pp. 2236 - 2241,
May 2012.
[91] S. B. Monge, S. Alepuz, and J. Bordonau, “A Bidirectional Multilevel Boost–Buck
DC–DC Converter,” IEEE Trans. Power Electron., vol. 26, no. 8, pp. 2172 - 2183,
Aug. 2011.
[92] A. K. Sadigh, V. Dargahi and K. A. Corzine, "New Multilevel Converter Based on
Cascade Connection of Double Flying Capacitor Multicell Converters and Its
Improved Modulation Technique," IEEE Trans. Power Electron., vol. 30, no. 12, pp.
6568-6580, Dec. 2015.
[93] J. A. Ferreira, "The Multilevel Modular DC Converter," IEEE Trans. Power
Electron., vol. 28, no. 10, pp. 4460-4465, Oct. 2013.

309

[94] D. Karwatzki and A. Mertens, "Generalized Control Approach for a Class of
Modular Multilevel Converter Topologies," IEEE Trans. Power Electron., vol. 33,
no. 4, pp. 2888-2900, April 2018.
[95] B. Wu, S. Li, K. M. Smedley and S. Singer, "Analysis of High-Power SwitchedCapacitor Converter Regulation Based on Charge-Balance Transient-Calculation
Method," IEEE Trans. Power Electron., vol. 31, no. 5, pp. 3482-3494, May 2016.
[96] Y. Zhang, Y. Gao, J. Li and M. Sumner, "Interleaved Switched-Capacitor
Bidirectional DC-DC Converter With Wide Voltage-Gain Range for Energy Storage
Systems," IEEE Trans. Power Electron., vol. 33, no. 5, pp. 3852-3869, May 2018.
[97] M. A. Salvador, T. B. Lazzarin, and R. F. Coelho, “High step-up dc–dc converter
with active switched-inductor and passive switched-capacitor networks,” IEEE
Trans. Ind. Electron., vol. 65, no. 7, pp. 5644–5654, Jul. 2018.
[98] H. Shen, B. Zhang, D. Qiu and L. Zhou, "A Common Grounded Z-Source DC–DC
Converter With High Voltage Gain," IEEE Trans. Ind. Electron., vol. 63, no. 5, pp.
2925-2935, May 2016.
[99] Y. Tang, T. Wang, and Y. He, “A switched-capacitor-based active- network
converter with high voltage gain,” IEEE Trans. Power Electron., vol. 29, no. 6, pp.
2959–2968, Jun. 2014.
[100] R. H. Ashique and Z. Salam, "A High-Gain, High-Efficiency Nonisolated
Bidirectional DC–DC Converter With Sustained ZVS Operation," IEEE Trans. Ind.
Electron., vol. 65, no. 10, pp. 7829-7840, Oct. 2018.
[101] S. Lee and H. Do, "Isolated SEPIC DC–DC Converter With Ripple-Free Input
Current and Lossless Snubber," IEEE Trans. Ind. Electron., vol. 65, no. 2, pp. 12541262, Feb. 2018.
[102] S. Lee, P. Kim, and S. Choi, “High step-up soft-switched converters using voltage
multiplier cells,” IEEE Trans. Power Electron., vol. 28, no. 7, pp. 3379–3387, Jul.
2013.
[103] Y. T. Jang and M. M. Jovanovic, “Interleaved boost converter with intrinsic voltagedoubler characteristic for universal-line PFC front end,” IEEE Trans. on Power
Electron., vol. 22, no. 4, pp. 1394–1401, Jul. 2007.
[104] R. W. Erickson and D. Maksimovic, “Fundamentals of power electronics,” Norwell,
2nd ed. Norwell, MA, USA: Kluwer, 2001.

310

[105] B. Wu, S. Li, Y. Liu, and K. Ma Smedley, “A New Hybrid Boosting Converter for
Renewable Energy Applications,” IEEE Trans. Power Electron., vol. 31, no. 2, pp.
1203–1215, 2016.
[106] J. Zhang, H. Wu, X. Qin, and Y. Xing, “PWM Plus Secondary-Side Phase-Shift
Controlled Soft-Switching Full-Bridge Three-Port Converter for Renewable Power
Systems,” IEEE Trans. Ind. Electron., vol. 62, no. 11, pp. 7061–7072, 2015.
[107] Y. Zhao, X. Xiang, W. Li, X. He, and C. Xia, “Advanced symmetrical voltage
quadrupler rectifiers for high step-up and high output-voltage converters,” IEEE
Trans. Power Electron., vol. 28, no. 4, pp. 1622–1631, 2013.
[108] W. Li, J. Xiao, Y. Zhao, and X. He, “PWM plus phase angle shift (PPAS) control
scheme for combined multiport DC/DC converters,” IEEE Trans. Power Electron.,
vol. 27, no. 3, pp. 1479–1489, 2012.
[109] Yun Zhang, Chuanzhi Fu, Mark Sumner, Ping Wang, "A Wide Input-Voltage Range
Quasi-Z-Source Boost DC–DC Converter With High-Voltage Gain for Fuel Cell
Vehicles", IEEE Trans. Ind. Electron., vol. 65, no. 6, pp. 5201-5212, 2018.
[110] S. Salehi, G. B. Gharehpetian, J. M. Monfared, M. Taheri and H. Moradi, "Analysis
and design of current-fed high step up quasi-resonant DC-DC converter for fuel cell
applications," 4th Annu. Int. Power Electron., Drive Sys. Tech. Conf., 2013, pp. 442447.
[111] Yun Zhang, Jilong Shi, Lei Zhou, Jing Li, Mark Sumner, Ping Wang, Changliang
Xia, "Wide Input-Voltage Range Boost Three-Level DC–DC Converter With QuasiZ Source for Fuel Cell Vehicles", IEEE Trans. Power Electron., vol. 32, no. 9, pp.
6728-6738, 2017.
[112] A. Nami, F. Zare, A. Ghosh, and F. Blaabjerg, “Multi-output DC–DC converters
based on diode-clamped converters configuration: topology and control strategy,”
IET Power Electron., vol. 3, no. 2, p. 197, 2010.
[113] L. Solero, A. Lidozzi and J. A. Pomilio, "Design of multiple-input power converter
for hybrid vehicles," IEEE Trans. Power Elec., vol. 20, no. 5, pp. 1007-1016, Sept.
2005.
[114] M. R. Banaei, H. Ardi, R. Alizadeh, and A. Farakhor, “Non-isolated multi-input–
single-output DC/DC converter for photovoltaic power generation systems,” IET
Power Electron., vol. 7, no. 11, pp. 2806–2816, 2014.
[115] T. Anno and H. Koizumi, “Double-input bidirectional DC/DC converter using cellvoltage equalizer with flyback transformer,” IEEE Trans. Power Electron., vol. 30,
no. 6, pp. 2923–2934, 2015.

311

[116] R. J. Wai and K. H. Jheng, “High-efficiency single-input multiple-output DC-DC
converter,” IEEE Trans. Power Electron., vol. 28, no. 2, pp. 886–898, 2013.
[117] D. Li, P. C. Loh, M. Zhu, F. Gao, and F. Blaabjerg, “Generalized multicell switchedinductor and switched-capacitor Z-source inverters,” IEEE Trans. Power Electron.,
vol. 28, no. 2, pp. 837–848, 2013.
[118] O. Hegazy, R. Barrero, J. Van Mierlo, P. Lataire, N. Omar, and T. Coosemans, “An
advanced power electronics interface for electric vehicles applications,” IEEE
Trans. Power Electron., vol. 28, no. 12, pp. 5508–5521, 2013.
[119] A. Mohammadpour, L. Parsa, M. H. Todorovic, R. Lai, R. Datta, and L. Garces,
“Series-Input Parallel-Output Modular-Phase DC-DC Converter With SoftSwitching and High-Frequency Isolation,” IEEE Trans. Power Electron., vol. 31,
no. 1, pp. 111–119, 2016.
[120] Y. M. Chen, Y. C. Liu, and S. H. Lin, “Double-input PWM DC/DC converter for
high-/low-voltage sources,” IEEE Trans. Ind. Electron., vol. 53, no. 5, pp. 1538–
1545, 2006.
[121] Xuefeng Hu and Chunying Gong, “A High Voltage Gain DC-DC Converter
Integrating Coupled-Inductor and Diode-Capacitor Techniques,” IEEE Trans.
Power Electron., vol. 29, no. 2, pp. 789–800, 2014.
[122] C. Park and S. Choi, “Quasi-resonant boost-half-bridge converter with reduced turnoff switching losses for 16 v fuel cell application,” IEEE Trans. Power Electron.,
vol. 28, no. 11, pp. 4892–4896, 2013.
[123] H. C. Chen, C. Y. Lu, G. T. Li, and W. C. Chen, “Digital Current Sensorless Control
for Dual-Boost Half-Bridge PFC Converter With Natural Capacitor Voltage
Balancing,” IEEE Trans. Power Electron., vol. 32, no. 5, pp. 4074–4083, 2017.
[124] H. Moradisizkoohi, N. Elsayad and O. A. Mohammed, "Experimental Verification
of a GaN-Based Double-Input Soft-Switched DC/DC Converter for Hybrid Electric
Vehicle Application," IEEE Ind. Appl. Soc. Annu. Meeting, Sep. 2018, pp. 1-8.
[125] H. Moradisizkoohi, N. Elsayad, A. Berzoy, C. R. Lashway, and O. A. Mohammed,
“A multi-level Bi-directional buck-boost converter using GaN devices for electric
vehicle applications,” 2017 IEEE Transportation and Electrification Conference
and Expo, ITEC, 2017.
[126] R. Perrin, N. Quentin, B. Allard, C. Martin, and M. Ali, “High-Temperature GaN
Active-Clamp Flyback Converter with Resonant Operation Mode,” IEEE J. Emerg.
Sel. Top. Power Electron., vol. 4, no. 3, pp. 1077–1085, 2016.

312

[127] F. Xue, R. Yu, and A. Q. Huang, “A 98.3% Efficient GaN Isolated Bidirectional
DC-DC Converter for DC Microgrid Energy Storage System Applications,” IEEE
Trans. Ind. Electron., vol. 64, no. 11, pp. 9094–9103, 2017.
[128] H. Moradisizkoohi, N. Elsayad and O. A. Mohammed, "A Family of Three-Port
Three-Level Converter Based on Asymmetrical Bidirectional Half-Bridge Topology
for Fuel-Cell Electric Vehicle Applications," IEEE Trans. Power Electron.. doi:
10.1109/TPEL.2019.2908130.
[129] E. Babaei, H. Mashinchi Maheri, M. Sabahi and S. H. Hosseini, "Extendable
Nonisolated High Gain DC–DC Converter Based on Active–Passive Inductor
Cells," IEEE Trans.Ind. Electron., vol. 65, no. 12, pp. 9478-9487, Dec. 2018.
[130] H. Zhu, D. Zhang, B. Zhang and Z. Zhou, "A Nonisolated Three-Port DC–DC
Converter and Three-Domain Control Method for PV-Battery Power Systems,"
IEEE Trans. Ind. Electron, vol. 62, no. 8, pp. 4937-4947, Aug. 2015.
[131] B. Wang, X. Zhang, and H. B. Gooi, "An SI-MISO boost converter with deadbeatbased control for electric vehicle applications," IEEE Trans. Veh. Tech., vol. 67, no.
10, pp. 9223-9232, Oct. 2018.
[132] A. Nahavandi, M. T. Hagh, M. B. B. Sharifian, and S. Danyali, “A nonisolated
multiinput multioutput DC–DC boost converter for electric vehicle applications,”
IEEE Trans. Power Electron., vol. 30, no. 4, pp. 1818–1835, Apr. 2015.
[133] R. R. Ahrabi, H. Ardi, M. Elmi, and A. Ajami, “A novel step-up multiinput DC–DC
converter for hybrid electric vehicles application,” IEEE Trans. Power Electron.,
vol. 32, no. 5, pp. 3549-3561, May 2017.
[134] H. Moradisizkoohi, N. Elsayad, M. Shojaie and O. A. Mohammed, "PWM Plus
Phase-Shift-Modulated Three-Port Three-Level Soft-Switching Converter Using
GaN Switches for Photovoltaic Applications," IEEE J. Emerg. Sel. Topics Power
Electron., vol. 7, no. 2, pp. 636-652, June 2019.
[135] Y. Guan, Y. Wang, D. Xu and W. Wang, “A 1 MHz Half-Bridge Resonant DC/DC
Converter Based on GaN FETs and Planar Magnetics,” IEEE Trans. Power
Electron., vol. 32, no. 4, pp. 2876-2891, April 2017.
[136] Zh. Qian, O. A. Rahman, H. A. Atrash, and I. Batarseh, “Modeling and control of
three-port DC/DC converter interface for satellite applications,” IEEE Trans. Power
Electron., vol. 25, no. 3, pp. 637–649, Mar. 2010.
[137] K.Warwick and D. Rees, Industrial Digital Control Systems (IEE Control
Engineering Series 37). Stevenage, U.K: Pereginus, 1988.

313

[138] F. Xue, R. Yu and A. Q. Huang, “A 98.3% Efficient GaN Isolated Bidirectional DC–
DC Converter for DC Microgrid Energy Storage System Applications,” IEEE Trans.
Ind. Electron., vol. 64, no. 11, pp. 9094-9103, Nov. 2017.
[139] Y. Guan, Y. Wang, D. Xu and W. Wang, “A 1 MHz Half-Bridge Resonant DC/DC
Converter Based on GaN FETs and Planar Magnetics,” IEEE Trans. Power
Electron., vol. 32, no. 4, pp. 2876-2891, April 2017.
[140] H. Li et al., “Paralleled operation of high-voltage cascode GaN HEMTs,” IEEE J.
Emerg. Sel. Topics Power Electron., vol. 4, no. 3, pp. 815–823, Sep. 2016.
[141] D. Reusch and J. Strydom, “Understanding the effect of PCB layout on circuit
performance in a high-frequency gallium-nitride-based point of load converter,”
IEEE Trans. Power Electron., vol. 29, no. 4, pp. 2008–2015, Apr. 2014.
[142] C. Zhao et al., "Design and Implementation of a GaN-Based, 100-kHz, 102W/in3 Single-Phase Inverter,” IEEE J. Emerg. Sel. Topics Power Electron., vol. 4,
no. 3, pp. 824-840, Sept. 2016.
[143] X. Zhu, B. Zhang, Z. Li, H. Li and L. Ran, "Extended Switched-Boost DC-DC
Converters Adopting Switched-Capacitor/Switched-Inductor Cells for High Step-up
Conversion,” IEEE J. Emerg. Sel. Topics Power Electron., vol. 5, no. 3, pp. 10201030, Sept. 2017.
[144] F. Wu, X. Li, F. Feng, and H. Gooi, “Multi-Topology Mode Grid-Connected
Inverter to Improve Comprehensive Performance of Renewable Energy Source
Generation System,” IEEE Trans. Power Electron., vol. 32, no. 5, pp. 3623–3633,
May 2017.
[145] D. Yang, M. Yang, and X. Ruan, “One-cycle control for a double-input DC/DC
converter,” IEEE Trans. Power Electron., vol. 27, no. 11, pp. 4646–4655, Nov.
2012.
[146] F. Locment, M. Sechilariu and I. Houssamo, “DC Load and Batteries Control
Limitations for Photovoltaic Systems. Experimental Validation,” IEEE Trans.
Power Electron., vol. 27, no. 9, pp. 4030-4038, Sept. 2012.
[147] H. Wu, K. Sun, L. Zhu and Y. Xing, “An Interleaved Half-Bridge Three-Port
Converter With Enhanced Power Transfer Capability Using Three-Leg Rectifier for
Renewable Energy Applications,” IEEE J. Emerg. Sel. Topics Power Electron., vol.
4, no. 2, pp. 606-616, June 2016.
[148] M. Uno, R. Oyama, and K. Sugiyama, “Partially-Isolated Single-Magnetic MultiPort Converter Based on Integration of Series-Resonant Converter and Bidirectional

314

PWM Converter,” IEEE Trans. Power Electron., vol. 33, no. 11, pp. 9575–9587,
Nov. 2018.
[149] F. Kardan, R. Alizadeh, and M. R. Banaei, “A New Three Input DC/DC Converter
for Hybrid PV/FC/Battery Applications,” IEEE J. Emerg. Sel. Top. Power Electron.,
vol. 5, no. 4, pp. 1771–1778, Dec. 2017.
[150] L. Wang, Z. Wang, and H. Li, “Asymmetrical duty cycle control and decoupled
power flow design of a three-port bidirectional DC-DC converter for fuel cell
vehicle application,” IEEE Trans. Power Electron., vol. 27, no. 2, pp. 891–904, Feb.
2012.
[151] J. Zeng, W. Qiao, and L. Qu, “An Isolated Three-Port Bidirectional DC-DC
Converter for Photovoltaic Systems With Energy Storage,” IEEE Trans. Ind. Appl.,
vol. 51, no. 4, pp. 3493–3503, July-Aug. 2015.
[152] J. L. Duarte, M. Hendrix, and M. G. Simões, “Three-port bidirectional converter for
hybrid fuel cell systems,” IEEE Trans.Power Electron., vol. 22, no. 2, pp. 480–487,
March 2007.
[153] V. N. S. R. Jakka, A. Shukla and G. D. Demetriades, "Dual-Transformer-Based
Asymmetrical Triple-Port Active Bridge (DT-ATAB) Isolated DC–DC Converter,"
IEEE Trans. Ind. Electron, vol. 64, no. 6, pp. 4549-4560, June 2017.
[154] A. Nahavandi, M. T. Hagh, M. B. B. Sharifian and S. Danyali, “A Nonisolated
Multiinput Multioutput DC–DC Boost Converter for Electric Vehicle Applications,”
IEEE Trans.Power Electron., vol. 30, no. 4, pp. 1818-1835, April 2015.
[155] H. Wu, K. Sun, S. Ding and Y. Xing, “Topology Derivation of Nonisolated ThreePort DC–DC Converters From DIC and DOC,” IEEE Trans.Power Electron.,vol.
28, no. 7, pp. 3297-3307, July 2013.
[156] H. Zhu, D. Zhang, B. Zhang and Z. Zhou, "A Nonisolated Three-Port DC–DC
Converter and Three-Domain Control Method for PV-Battery Power Systems,"
IEEE Trans. Ind. Electron, vol. 62, no. 8, pp. 4937-4947, Aug. 2015.
[157] Y. Hu, W. Xiao, W. Cao, B. Ji and D. J. Morrow, “Three-Port DC–DC Converter
for Stand-Alone Photovoltaic Systems,” IEEE Trans. Power Electron., vol. 30, no.
6, pp. 3068-3076, June 2015.
[158] H. Krishnaswami and N. Mohan, “Three-port series-resonant DC-DC converter to
interface renewable energy sources with bidirectional load and energy storage
ports,” IEEE Trans. Power Electron., vol. 24, no. 10, pp. 2289–2297, Oct. 2009.
[159] S. Li, K. Xiangli, and K. M. Smedley, “A Control Map for a Bidirectional PWM

315

Plus Phase-Shift-Modulated Push-Pull DC-DC Converter,” IEEE Trans. Ind.
Electron., vol. 64, no. 11, pp. 8514–8524, Nov. 2017.
[160] W. Li, H. Wu, H. Yu, and X. He, “Isolated winding-coupled bidirectional ZVS
converter with PWM plus phase-shift (PPS) control strategy,” IEEE Trans. Power
Electron., vol. 26, no. 12, pp. 3560–3570, Dec. 2011.
[161] M. Kwon, J. Park and S. Choi, “A Bidirectional Three-Phase Push–Pull Converter
With Dual Asymmetrical PWM Method,” IEEE Trans. Power Electron., vol. 31, no.
3, pp. 1887-1895, March 2016.
[162] H. Wu, P. Xu, H. Hu, Z. Zhou, and Y. Xing, “Multiport converters based on
integration of full-bridge and bidirectional DC-DC topologies for renewable
generation systems,” IEEE Trans. Ind. Electron., vol. 61, no. 2, pp. 856–869, Feb.
2014.
[163] F. Guo, L. Fu, X. Zhang, C. Yao, H. Li, and J. Wang, “A Family of Quasi-SwitchedCapacitor Circuit-Based Dual-Input DC/DC Converters for Photovoltaic Systems
Integrated with Battery Energy Storage,” IEEE Trans. Power Electron., vol. 31, no.
12, pp. 8237–8246, Dec. 2016.
[164] A. K. Bhattacharjee, N. Kutkut and I. Batarseh, "Review of Multi Port Converters
for Solar and Energy Storage Integration," IEEE Trans. Power Electron., vol. 34,
no.2, pp. 1431-1445, Feb. 2019.
[165] G. Chen et al., "Topology Derivation and Analysis of Integrated Multiple Output
Isolated DC–DC Converters With Stacked Configuration for Low-Cost
Applications," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 64, no. 8, pp. 22072218, Aug. 2017.
[166] H. Shi, X. Xiao, H. Wu, and K. Sun, “Modeling and Decoupled Control of a BuckBoost and Stacked Dual Half-Bridge Integrated Bidirectional DC-DC Converter,”
IEEE Trans. Power Electron., vol. 33, no. 4, pp. 3534–3551, 2018.
[167] K. Xiangli, S. Li, and K. M. Smedley, “Decoupled PWM Plus Phase-Shift Control
for a Dual-half-bridge Bidirectional DC-DC Converter,” IEEE Trans. Power
Electron., vol. 33, no. 8, pp. 7203-7213, Aug. 2018.
[168] M. Azizi, M. Mohamadian and R. Beiranvand, “A New Family of Multi-Input
Converters Based on Three Switches Leg,” IEEE Trans. Ind. Electron., vol. 63, no.
11, pp. 6812-6822, Nov. 2016.
[169] K. Wang, X. Yang, H. Li, H. Ma, X. Zeng and W. Chen, “An Analytical Switching
Process Model of Low-Voltage eGaN HEMTs for Loss Calculation,” IEEE Trans.
Power Electron., vol. 31, no. 1, pp. 635-647, Jan. 2016.

316

[170] F. Xue, R. Yu and A. Q. Huang, "Design considerations of an isolated GaN
bidirectional dc-dc converter," 2016 IEEE Energy Conversion Congress and
Exposition (ECCE), Milwaukee, WI, 2016, pp. 1-7.
[171] F. Xue, R. Yu and A. Q. Huang, "Loss analysis of a high efficiency GaN and Si
device mixed isolated bidirectional DC-DC converter," 2016 IEEE Applied Power
Electronics Conference and Exposition (APEC), Long Beach, CA, 2016, pp. 36773683.

317

VITA
HADI MORADISIZKOOHI
Born, Karaj, Iran
2006-2010

B.S., Electrical Engineering
University of Guilan
Guilan, Iran

2011-2013

M.S., Electrical Engineering
Amirkabir University of Technology
Tehran, Iran

2018-2019

Teaching Assistant of the Year Award
Florida International University
Miami, Florida

2018-2020

Doctoral Candidate
Florida International University
Miami, Florida

PUBLICATIONS AND PRESENTATIONS
•
•

•

•
•

H. Moradisizkoohi, N. Elsayad, and O. Mohammed, “A Family of Three-Port ThreeLevel Converter Based on Asymmetrical Bidirectional Half-Bridge Topology for FuelCell Electric Vehicle Applications”, IEEE Transactions on Power Electronics.
H. Moradisizkoohi, N. Elsayad, and O. Mohammed, “PWM Plus Phase-Shift
Modulated Three-Port Three-Level Soft-Switching Converter Using GaN Switches for
Photovoltaic Applications”, IEEE Journal of Emerging and Selected Topics in Power
Electronics.
H. Moradisizkoohi, N. Elsayad, and O. Mohammed, “An Integrated Interleaved Ultra
High Step-Up DC-DC Converter Using Dual Cross-Coupled Inductors with Built-in
Input Current Balancing for Electric Vehicles”, IEEE Journal of Emerging and Selected
Topics in Power Electronics.
H. Moradisizkoohi, N. Elsayad, and O. Mohammed, “Experimental Verification of a
Double-Input Soft-Switched DC/DC Converter for Fuel Cell Electric Vehicle with
Hybrid Energy Storage System”, IEEE Transactions on Industry Applications.
N. Elsayad, H. Moradisizkoohi, and O. Mohammed, “Design and Implementation of a
New Transformerless Bidirectional DC-DC Converter with Wide Conversion Ratios”,
IEEE Transactions on Industrial Electronics.

318

